VLSI Design, Fall Logical Effort. Jacob Abraham


 Godfrey Caldwell
 2 years ago
 Views:
Transcription
1 6. Logical Effort 6. Logical Effort Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 207 September 20, 207 ECE Department, University of Texas at Austin Lecture 6. Logical Effort Jacob Abraham, September 20, 207 / 35 Review: Sizing Transistors Size the transistors in the following circuit so that it has the same drive strength (current), in the worst case, as an inverter with pchannel width of 3 and an nchannel width of 2 units. Use the smallest integer widths to achieve this ratio. Write down the size next to each transistor. ECE Department, University of Texas at Austin Lecture 6. Logical Effort Jacob Abraham, September 20, 207 / 35
2 6. Logical Effort 2 Review: Sizing Transistors Size the transistors in the following circuit so that it has the same drive strength (current), in the worst case, as an inverter with pchannel width of 3 and an nchannel width of 2 units. Use the smallest integer widths to achieve this ratio. Write down the size next to each transistor. ECE Department, University of Texas at Austin Lecture 6. Logical Effort Jacob Abraham, September 20, / 35 Review: Example of Elmore Delay Calculation Calculate the Elmore delay from C to F in the circuit. The widths of the pass transistors are shown, and the inverters have minimumsized transistors Delay = R 3 9C + R 3 5C + ( R 3 + R 3 ) 7C + 3RC = 2.33RC ECE Department, University of Texas at Austin Lecture 6. Logical Effort Jacob Abraham, September 20, / 35
3 6. Logical Effort 3 Review: Elmore Delay Calculation Use the Elmore delay approximation to find the worstcase rise and fall delays at output F for the following circuit. The gate sizes of the transistors are shown in the figure. Assume NO sharing of diffusion regions, and the worstcase conditions for the initial charge on a node. Input for worstcase rise delay = Worstcase rise delay = Input for worstcase fall delay = Worstcase fall delay = ECE Department, University of Texas at Austin Lecture 6. Logical Effort Jacob Abraham, September 20, / 35 Example: Delay with Different Input Sequences Find the delays for the given input transitions (gate sizes shown in figure) Assumptions: diffusion capacitance is equal to the gate capacitance, the resistance of an nmos transistor with unit width is R and the resistance of a pmos transistor with width 2 is also R, and NO sharing of diffusion regions Offpath capacitances can contribute to delay, and if a node does not need to be charged (or discharged), its capacitance can be ignored ABCD = 00 ABCD = 0 ABCD = ABCD = 0 ABCD = 00 ABCD = 0 ECE Department, University of Texas at Austin Lecture 6. Logical Effort Jacob Abraham, September 20, / 35
4 6. Logical Effort 4 Delay with Different Input Sequence, Cont d Look at the charges on the nodes at the end of the first input of the sequence; only the capacitances of the nodes which would change with the second vector need to be considered ABCD = 00 ABCD = 0; Delay = 36RC ABCD = ABCD = 0; Delay = 6RC ABCD = 00 ABCD = 0; Delay = 43RC ECE Department, University of Texas at Austin Lecture 6. Logical Effort Jacob Abraham, September 20, / 35 Delay Components Delay has two parts Parasitic Delay 6 or 7 RC Independent of Load Effort Delay 4h RC Proportional to load capacitance ECE Department, University of Texas at Austin Lecture 6. Logical Effort Jacob Abraham, September 20, / 35
5 6. Logical Effort 5 Contamination Delay Minimum (Contamination) Delay Bestcase (contamination) delay can be substantially less than propagation delay Example, If both inputs fall simultaneously Important for hold time (will see later in the course) t cdr = (3 + 2h)RC ECE Department, University of Texas at Austin Lecture 6. Logical Effort Jacob Abraham, September 20, / 35 Introduction to Logical Effort Chip designers have to face a bewildering array of choices What is the best circuit topology for a function? How many stages of logic give least delay? How wide should the transistors be? Logical effort is one method to make these decisions Uses a simple model of delay Allows backoftheenvelope calculations Helps make rapid comparisons between alternatives Emphasizes remarkable symmetries ECE Department, University of Texas at Austin Lecture 6. Logical Effort Jacob Abraham, September 20, / 35
6 6. Logical Effort 6 Example Design the decoder for a register file Decoder specifications 6 word register file Each word is 32 bits wide Each bit presents load of 3 unitsized transistors True and complementary address inputs A[3:0] Each input may drive 0 unitsized transistors Need to decide How many stages to use? How large should each gate be? How fast can decoder operate? ECE Department, University of Texas at Austin Lecture 6. Logical Effort Jacob Abraham, September 20, / 35 Delay in a Logic Gate Express delay in a processindependent unit τ = 3RC d = d abs τ Delay has two components: d = f + p 2 ps in 80 nm process 40 ps in 0.6 µm process Effort delay, f = gh (stage effort) g: Logical Effort Measures relative ability of gate to deliver current g for inverter h: Electrical Effort=C out /C in Ratio of output to input capacitances, sometimes called fanout effort Parasitic delay, p Represents delay of gate driving no load Set by internal parasitic capacitance ECE Department, University of Texas at Austin Lecture 6. Logical Effort Jacob Abraham, September 20, 207 / 35
7 6. Logical Effort 7 Delay Plots d = f + p = gh + p What about NOR2? ECE Department, University of Texas at Austin Lecture 6. Logical Effort Jacob Abraham, September 20, / 35 Computing Logical Effort Logical effort is the ratio of the input capacitance of a gate to the input capacitance of an inverter delivering the same output current Measure from delay vs. fanout plots Or, estimate by counting transistor widths ECE Department, University of Texas at Austin Lecture 6. Logical Effort Jacob Abraham, September 20, / 35
8 6. Logical Effort 8 Catalog of Gates Logical Effort of common gates Gate type Number of inputs n Inverter NAND 4/3 5/3 6/3 (n+2)/3 NOR 5/3 7/3 9/3 (2n+)/3 Tristate/Mux XOR, XNOR 4,4 6,2,6 8,6,6,8 ECE Department, University of Texas at Austin Lecture 6. Logical Effort Jacob Abraham, September 20, / 35 Catalog of Gates Parasitic delay of common gates In multiples of p inv ( ) Gate type Number of inputs n Inverter NAND n NOR n Tristate/Mux n XOR, XNOR ECE Department, University of Texas at Austin Lecture 6. Logical Effort Jacob Abraham, September 20, / 35
9 6. Logical Effort 9 Example: Ring Oscillator Estimate the frequency of an Nstage ring oscillator Logical Effort: g = Electrical Effort: h = Parasitic Delay: p = Stage Delay: d = 2 Frequency: f osc = /(2 N d) = /4N 3 stage ring oscillator in 0.6 µm process has frequency of 200 MHz ECE Department, University of Texas at Austin Lecture 6. Logical Effort Jacob Abraham, September 20, / 35 Example: FO4 Inverter Estimate the delay of a fanoutof4 (FO4) inverter Logical Effort: g = Electrical Effort: h = 4 Parasitic Delay: p = Stage Delay: d = 5 The FO4 delay is about: 200 ps in a 0.6µm process 60 ps in a 80 nm process f/3 ns in a f µm process (f/3 ps in a f nm process) ECE Department, University of Texas at Austin Lecture 6. Logical Effort Jacob Abraham, September 20, / 35
10 6. Logical Effort 0 Example Problem A particular technology node has a FO4 delay of 9 ps. How many minimum size (2:) inverters need to be included in a ring oscillator so that the frequency is close to 7.3 GHz? FO4 delay = 5RC = 9ps Stage delay = 6RC = 3.6ps f = 2 N d = N = 2 f d = = 9.05 Number of inverters = 9 ECE Department, University of Texas at Austin Lecture 6. Logical Effort Jacob Abraham, September 20, / 35 Example Problem A particular technology node has a FO4 delay of 9 ps. How many minimum size (2:) inverters need to be included in a ring oscillator so that the frequency is close to 7.3 GHz? FO4 delay = 5RC = 9ps Stage delay = 6RC = 3.6ps f = 2 N d = N = 2 f d = = 9.05 Number of inverters = 9 ECE Department, University of Texas at Austin Lecture 6. Logical Effort Jacob Abraham, September 20, / 35
11 6. Logical Effort Example Problem A particular technology node has a FO4 delay of 9 ps. How many minimum size (2:) inverters need to be included in a ring oscillator so that the frequency is close to 7.3 GHz? FO4 delay = 5RC = 9ps Stage delay = 6RC = 3.6ps f = 2 N d = N = 2 f d = = 9.05 Number of inverters = 9 ECE Department, University of Texas at Austin Lecture 6. Logical Effort Jacob Abraham, September 20, / 35 Example Problem A particular technology node has a FO4 delay of 9 ps. How many minimum size (2:) inverters need to be included in a ring oscillator so that the frequency is close to 7.3 GHz? FO4 delay = 5RC = 9ps Stage delay = 6RC = 3.6ps f = 2 N d = N = 2 f d = = 9.05 Number of inverters = 9 ECE Department, University of Texas at Austin Lecture 6. Logical Effort Jacob Abraham, September 20, / 35
12 6. Logical Effort 2 Multistage Logic Networks Logical effort generalizes to multistage networks Path Logical Effort, G = g i Path Electrical Effort, H = C out path C in path Path Effort, F = f i = g i h i Can we write F = GH in general? ECE Department, University of Texas at Austin Lecture 6. Logical Effort Jacob Abraham, September 20, / 35 Consider Paths that Branch G = H = 90 / 5 = 8 GH = 8 h = (5 +5)/5 = 6 h2 = 90/5 = 6 F = g g 2 h h 2 = 36 = 2GH ECE Department, University of Texas at Austin Lecture 6. Logical Effort Jacob Abraham, September 20, / 35
13 6. Logical Effort 3 Branching Effort and Multistage Delays Branching Effort accounts for branching between stages in path b = C on path + C off path C on path B = b i (Note : h i = BH) Now, path effort, F = GBH Multistage Delays Path Effort Delay, D F = f i Path Parasitic Delay, P = p i Path Delay, D = d i = D F + P ECE Department, University of Texas at Austin Lecture 6. Logical Effort Jacob Abraham, September 20, / 35 Designing Fast Circuits D = d i = D F + P Delay is smallest when each stage bears same effort ˆf = g i h i = F N Thus, the minimum delay of an Nstage path is D = NF N + P This is a key result of logical effort Find fastest possible delay Doesn t require calculating gate sizes ECE Department, University of Texas at Austin Lecture 6. Logical Effort Jacob Abraham, September 20, / 35
14 6. Logical Effort 4 Gate Sizes How wide should the gates be for the least delay? ˆf = gh = g C out C in = C ini = g ic outi ˆf Working backward, apply capacitance transformation to find input capacitance of each gate given load it drives Check work by verifying input capacitance specification is met ECE Department, University of Texas at Austin Lecture 6. Logical Effort Jacob Abraham, September 20, / 35 Example: 3stage Path Select gate sizes x and y for least delay from A to B ECE Department, University of Texas at Austin Lecture 6. Logical Effort Jacob Abraham, September 20, / 35
15 6. Logical Effort 5 Example: 3stage Path, Cont d Logical Effort G = (4/3)*(5/3)*(5/3) = 00/27 Electrical Effort H = 45/8 Branching Effort B = 3 * 2 = 6 Path Effort F = GBH = 25 Best Stage Effort ˆf = 3 F = 5 Parasitic Delay P = = 7 Delay D = 3*5 + 7 = 22 = 4.4 FO4 ECE Department, University of Texas at Austin Lecture 6. Logical Effort Jacob Abraham, September 20, / 35 Example: 3stage Path, Cont d Work backward for sizes y = 45 * (5/3) / 5 = 5 x = (5*2) * (5/3) / 5 = 0 ECE Department, University of Texas at Austin Lecture 6. Logical Effort Jacob Abraham, September 20, / 35
16 6. Logical Effort 6 Best Number of Stages How many stages should a path use? Minimizing number of stages is not always fastest Example: drive 64bit datapath with unit inverter D = NF N + P D = N(64) N + N ECE Department, University of Texas at Austin Lecture 6. Logical Effort Jacob Abraham, September 20, / 35 Example of a Derivation Using the Logical Effort Equations Consider adding inverters to end of path How many give least delay? n D = NF N + p i + (N n )p inv i= D N = F N lnf N + F N + pinv = 0 Define best stage effort, ρ = F N p inv + ρ( lnρ) = 0 The above equation has no closed form solution Neglecting parasitics (setting p inv = 0), we find ρ = 2.78 (e) For p inv =, solve numerically for ρ = 3.59 ECE Department, University of Texas at Austin Lecture 6. Logical Effort Jacob Abraham, September 20, / 35
17 6. Logical Effort 7 Sensitivity Analysis How sensitive is delay to using exactly the best number of stages? 2.4 < ρ < 6 gives delay within 5% of optimal We can be sloppy For example, use ρ = 4 ECE Department, University of Texas at Austin Lecture 6. Logical Effort Jacob Abraham, September 20, / 35 Decoder Example: Number of Stages 6 word, (32 bit) register file Each bit presents load of 3 unitsized transistors True and complementary address inputs A[3:0] Each input may drive 0 unitsized transistors Find: number of stages, sizes of gates, speed Decoder effort is mainly electrical and branching Electrical Effort: H = (32*3)/0 = 9.6 Branching Effort: B = 8 If we neglect logical effort (assume G = ) Path Effort: F = GBH = 76.8 Number of Stages: N = log 4 F = 3. Try a 3stage design ECE Department, University of Texas at Austin Lecture 6. Logical Effort Jacob Abraham, September 20, / 35
18 6. Logical Effort 8 Decoder: Gate Sizes and Delay Logical Effort: G = * 6/3 * = 2 Path Effort: F = GBH = 54 Stage Effort: ˆf = F 3 = 5.36 Path Delay: D = 3 ˆf = 22. Gate sizes: z = 96*/5.36 = 8 Gate sizes: y = 8*2/5.36 = 6.7 ECE Department, University of Texas at Austin Lecture 6. Logical Effort Jacob Abraham, September 20, / 35 Decoder: Comparison Compare many alternatives with a spreadsheet Design N G P D NAND4INV NAND2NOR2 2 20/ INVNAND4INV NAND4INVINVINV NAND2NOR2INVINV 4 20/ NAND2INVNAND2INV 4 6/ INVNAND2INVNAND2INV 5 6/ NAND2INVNAND2INVINVINV 6 6/ ECE Department, University of Texas at Austin Lecture 6. Logical Effort Jacob Abraham, September 20, / 35
19 6. Logical Effort 9 Review of Definitions Term Stage Path Number of stages N Logical effort g G = g i Electrical effort Branching effort h = Cout C in b = C on path+c off path C on path H = C out path C in path B = b i Effort f = gh F = GBH Effort delay f D F = f i Parasitic delay p P = p i Delay d = f + p D = d i = D F + P ECE Department, University of Texas at Austin Lecture 6. Logical Effort Jacob Abraham, September 20, / 35 Method of Logical Effort. Compute path effort F = GBH 2. Estimate best number of stages N = log 4 F 3. Sketch path with N stages 4. Estimate least delay D = NF N + P 5. Determine best stage effort ˆf = F N 6. Find gate sizes C in = g ic out f Limits of logical effort Chicken and egg problem Need path to compute G But, don t know number of stages without G Simplistic delay model, neglects input rise time effects Interconnect Iteration required in designs with significant wires Maximum speed only Not minimum area/power for constrained delay ECE Department, University of Texas at Austin Lecture 6. Logical Effort Jacob Abraham, September 20, / 35
20 6. Logical Effort 20 Summary of Logical Effort Logical effort is useful for thinking of delay in circuits Numeric logical effort characterizes gates NANDs are faster than NORs in CMOS Paths are fastest when effort delays are 4 Path delay is weakly sensitive to stages, sizes But using fewer stages doesn t mean faster paths Delay of path is about log 4 F FO4 inverter delays Inverters and NAND2 best for driving large caps Provides language for discussing fast circuits, but requires practice to master ECE Department, University of Texas at Austin Lecture 6. Logical Effort Jacob Abraham, September 20, / 35
ECE429 Introduction to VLSI Design
ECE429 Introduction to VLSI Design Lecture 5: LOGICAL EFFORT Erdal Oruklu Illinois Institute of Technology Some of these slides have been adapted from the slides provided by David Harris, Harvey Mudd College
More informationEE 447 VLSI Design. Lecture 5: Logical Effort
EE 447 VLSI Design Lecture 5: Logical Effort Outline Introduction Delay in a Logic Gate Multistage Logic Networks Choosing the Best Number of Stages Example Summary EE 4475: VLSI Logical Design Effort
More informationLecture 6: Logical Effort
Lecture 6: Logical Effort Outline Logical Effort Delay in a Logic Gate Multistage Logic Networks Choosing the Best Number of Stages Example Summary Introduction Chip designers face a bewildering array
More informationIntroduction to CMOS VLSI Design. Lecture 5: Logical Effort. David Harris. Harvey Mudd College Spring Outline
Introduction to CMOS VLSI Design Lecture 5: Logical Effort David Harris Harve Mudd College Spring 00 Outline Introduction Dela in a Logic Gate Multistage Logic Networks Choosing the Best Number of Stages
More informationLogical Effort. Sizing Transistors for Speed. Estimating Delays
Logical Effort Sizing Transistors for Speed Estimating Delays Would be nice to have a back of the envelope method for sizing gates for speed Logical Effort Book by Sutherland, Sproull, Harris Chapter 1
More informationLecture 8: Combinational Circuit Design
Lecture 8: Combinational Circuit Design Mark McDermott Electrical and Computer Engineering The University of Texas at ustin 9/5/8 Verilog to Gates module mux(input s, d0, d, output y); assign y = s? d
More informationLogical Effort: Designing for Speed on the Back of an Envelope David Harris Harvey Mudd College Claremont, CA
Logical Effort: Designing for Speed on the Back of an Envelope David Harris David_Harris@hmc.edu Harvey Mudd College Claremont, CA Outline o Introduction o Delay in a Logic Gate o Multistage Logic Networks
More informationVery Large Scale Integration (VLSI)
Very Large Scale Integration (VLSI) Lecture 4 Dr. Ahmed H. Madian Ah_madian@hotmail.com Dr. Ahmed H. MadianVLSI Contents Delay estimation Simple RC model PenfieldRubenstein Model Logical effort Delay
More information7. Combinational Circuits
7. Combinational Circuits Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017 September 25, 2017 ECE Department, University of Texas
More informationIntroduction to CMOS VLSI Design. Logical Effort B. Original Lecture by Jay Brockman. University of Notre Dame Fall 2008
Introduction to CMOS VLSI Design Logical Effort Part B Original Lecture b Ja Brockman Universit of Notre Dame Fall 2008 Modified b Peter Kogge Fall 2010,2011,2015, 2018 Based on lecture slides b David
More informationLecture 8: Logic Effort and Combinational Circuit Design
Lecture 8: Logic Effort and Combinational Circuit Design Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline q Logical Effort q Delay in a Logic Gate
More informationInterconnect (2) Buffering Techniques. Logical Effort
Interconnect (2) Buffering Techniques. Logical Effort Lecture 14 18322 Fall 2002 Textbook: [Sections 4.2.1, 8.2.3] A few announcements! M1 is almost over: The checkoff is due today (by 9:30PM) Students
More informationLogic Gate Sizing. The method of logical effort. João Canas Ferreira. March University of Porto Faculty of Engineering
Logic Gate Sizing The method of logical effort João Canas Ferreira University of Porto Faculty of Engineering March 016 Topics 1 Modeling CMOS Gates Chain of logic gates João Canas Ferreira (FEUP) Logic
More informationEE M216A.:. Fall Lecture 5. Logical Effort. Prof. Dejan Marković
EE M26A.:. Fall 200 Lecture 5 Logical Effort Prof. Dejan Marković ee26a@gmail.com Logical Effort Recap Normalized delay d = g h + p g is the logical effort of the gate g = C IN /C INV Inverter is sized
More informationLecture 5: DC & Transient Response
Lecture 5: DC & Transient Response Outline q Pass Transistors q DC Response q Logic Levels and Noise Margins q Transient Response q RC Delay Models q Delay Estimation 2 Activity 1) If the width of a transistor
More informationChapter 4. Digital Integrated Circuit Design I. ECE 425/525 Chapter 4. CMOS design can be realized meet requirements from
Digital Integrated Circuit Design I ECE 425/525 Professor R. Daasch Depar tment of Electrical and Computer Engineering Portland State University Portland, OR 972070751 (daasch@ece.pdx.edu) http://ece.pdx.edu/~ecex25
More informationLecture 12 CMOS Delay & Transient Response
EE 471: Transport Phenomena in Solid State Devices Spring 2018 Lecture 12 CMOS Delay & Transient Response Bryan Ackland Department of Electrical and Computer Engineering Stevens Institute of Technology
More informationEE115C Digital Electronic Circuits Homework #5
EE115C Digital Electronic Circuits Homework #5 Due Thursday, May 13, 6pm @ 56147E EIV Problem 1 Elmore Delay Analysis Calculate the Elmore delay from node A to node B using the values for the resistors
More informationLecture 5. Logical Effort Using LE on a Decoder
Lecture 5 Logical Effort Using LE on a Decoder Mark Horowitz Computer Systems Laboratory Stanford University horowitz@stanford.edu Copyright 00 by Mark Horowitz Overview Reading Harris, Logical Effort
More informationDigital Integrated Circuits A Design Perspective
Digital Integrated Circuits Design Perspective Jan M. Rabaey nantha Chandrakasan orivoje Nikolić Designing Combinational Logic Circuits November 2002. 1 Combinational vs. Sequential Logic In Combinational
More informationEE5780 Advanced VLSI CAD
EE5780 Advanced VLSI CAD Lecture 4 DC and Transient Responses, Circuit Delays Zhuo Feng 4.1 Outline Pass Transistors DC Response Logic Levels and Noise Margins Transient Response RC Delay Models Delay
More informationLecture 4: DC & Transient Response
Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response David Harris Harvey Mudd College Spring 004 Outline DC Response Logic Levels and Noise Margins Transient Response Delay Estimation Slide
More informationLecture 6: DC & Transient Response
Lecture 6: DC & Transient Response Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline Pass Transistors DC Response Logic Levels and Noise Margins
More informationEE M216A.:. Fall Lecture 4. Speed Optimization. Prof. Dejan Marković Speed Optimization via Gate Sizing
EE M216A.:. Fall 2010 Lecture 4 Speed Optimization Prof. Dejan Marković ee216a@gmail.com Speed Optimization via Gate Sizing Gate sizing basics P:N ratio Complex gates Velocity saturation ti Tapering Developing
More informationLecture 5: DC & Transient Response
Lecture 5: DC & Transient Response Outline Pass Transistors DC Response Logic Levels and Noise Margins Transient Response RC Delay Models Delay Estimation 2 Pass Transistors We have assumed source is grounded
More informationC.K. Ken Yang UCLA Courtesy of MAH EE 215B
Decoders: Logical Effort Applied C.K. Ken Yang UCLA yang@ee.ucla.edu Courtesy of MAH 1 Overview Reading Rabaey 6.2.2 (Ratioed logic) W&H 6.2.2 Overview We have now gone through the basics of decoders,
More informationLecture 7: Multistage Logic Networks. Best Number of Stages
Lecture 7: Multstage Logc Networks Multstage Logc Networks (cont. from Lec 06) Examples Readng: Ch. Best Number of Stages How many stages should a path use? Mnmzng number of stages s not always fastest
More informationEE141. Administrative Stuff
Spring 2004 Digital Integrated ircuits Lecture 15 Logical Effort Pass Transistor Logic 1 dministrative Stuff First (short) project to be launched next Th. Overall span: 1 week Hardware lab this week Hw
More informationLecture 6: Circuit design part 1
Lecture 6: Circuit design part 6. Combinational circuit design 6. Sequential circuit design 6.3 Circuit simulation 6.4. Hardware description language Combinational Circuit Design. Combinational circuit
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 16 CMOS Combinational Circuits  2 guntzel@inf.ufsc.br
More informationUniversity of Toronto. Final Exam
University of Toronto Final Exam Date  Apr 18, 011 Duration:.5 hrs ECE334 Digital Electronics Lecturer  D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last
More informationLecture 9: Combinational Circuit Design
Lecture 9: Combinational Circuit Design Outline Bubble Pushing Compound Gates Logical Effort Example Input Ordering symmetric Gates Skewed Gates Best P/N ratio 0: Combinational Circuits CMOS VLSI Design
More informationEECS 151/251A Homework 5
EECS 151/251A Homework 5 Due Monday, March 5 th, 2018 Problem 1: Timing The datapath shown below is used in a simple processor. clk rd1 rd2 0 wr regfile 1 0 ALU REG 1 The elements used in the design have
More informationDC and Transient. Courtesy of Dr. Daehyun Dr. Dr. Shmuel and Dr.
DC and Transient Courtesy of Dr. Daehyun Lim@WSU, Dr. Harris@HMC, Dr. Shmuel Wimer@BIU and Dr. Choi@PSU http://csce.uark.edu +1 (479) 575604 yrpeng@uark.edu Pass Transistors We have assumed source is
More informationEE115C Digital Electronic Circuits Homework #6
Problem 1 Sizing of adder blocks Electrical Engineering Department Spring 2010 EE115C Digital Electronic Circuits Homework #6 Solution Figure 1: Mirror adder. Study the mirror adder cell (textbook, pages
More informationCPE/EE 427, CPE 527 VLSI Design I L13: Wires, Design for Speed. Course Administration
CPE/EE 427, CPE 527 VLSI Design I L3: Wires, Design for Speed Department of Electrical and Computer Engineering University of labama in Huntsville leksandar Milenkovic ( www.ece.uah.edu/~milenka ) www.ece.uah.edu/~milenka/cpe52705f
More informationLecture 1: Gate Delay Models
High Speed CMOS VLSI Design Lecture 1: Gate Delay Models (c) 1997 David Harris 1.0 Designing for Speed on the Back of an Envelope Custom IC design is all about speed. For a small amount of money, one synthesize
More informationCARNEGIE MELLON UNIVERSITY DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING DIGITAL INTEGRATED CIRCUITS FALL 2002
CARNEGIE MELLON UNIVERSITY DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING 18322 DIGITAL INTEGRATED CIRCUITS FALL 2002 Final Examination, Monday Dec. 16, 2002 NAME: SECTION: Time: 180 minutes Closed
More informationEE 466/586 VLSI Design. Partha Pande School of EECS Washington State University
EE 466/586 VLSI Design Partha Pande School of EECS Washington State University pande@eecs.wsu.edu Lecture 9 Propagation delay Power and delay Tradeoffs Follow board notes Propagation Delay Switching Time
More informationStatic CMOS Circuits. Example 1
Static CMOS Circuits Conventional (ratioless) static CMOS Covered so far Ratioed logic (depletion load, pseudo nmos) Pass transistor logic ECE 261 Krish Chakrabarty 1 Example 1 module mux(input s, d0,
More information9. Datapath Design. Jacob Abraham. Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017
9. Datapath Design Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017 October 2, 2017 ECE Department, University of Texas at Austin
More information9/18/2008 GMU, ECE 680 Physical VLSI Design
ECE680: Physical VLSI Design Chapter III CMOS Device, Inverter, Combinational circuit Logic and Layout Part 3 Combinational Logic Gates (textbook chapter 6) 9/18/2008 GMU, ECE 680 Physical VLSI Design
More informationand V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )
ECE 4420 Spring 2005 Page 1 FINAL EXAMINATION NAME SCORE /100 Problem 1O 2 3 4 5 6 7 Sum Points INSTRUCTIONS: This exam is closed book. You are permitted four sheets of notes (three of which are your sheets
More informationCPE/EE 427, CPE 527 VLSI Design I Delay Estimation. Department of Electrical and Computer Engineering University of Alabama in Huntsville
CPE/EE 47, CPE 57 VLSI Design I Delay Estimation Department of Electrical and Computer Engineering University of labama in Huntsville leksandar Milenkovic ( www.ece.uah.edu/~milenka ) Review: CMOS Circuit
More informationLogic effort and gate sizing
EEN454 Dgtal Integrated rcut Desgn Logc effort and gate szng EEN 454 Introducton hp desgners face a bewlderng arra of choces What s the best crcut topolog for a functon? How man stages of logc gve least
More informationSpiral 2 7. Capacitance, Delay and Sizing. Mark Redekopp
27.1 Spiral 2 7 Capacitance, Delay and Sizing Mark Redekopp 27.2 Learning Outcomes I understand the sources of capacitance in CMOS circuits I understand how delay scales with resistance, capacitance
More informationLecture 34: Portable Systems Technology Background Professor Randy H. Katz Computer Science 252 Fall 1995
Lecture 34: Portable Systems Technology Background Professor Randy H. Katz Computer Science 252 Fall 1995 RHK.F95 1 Technology Trends: Microprocessor Capacity 100000000 10000000 Pentium Transistors 1000000
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 15: March 3, 2016 Combination Logic: Ratioed & Pass Logic, and Performance Lecture Outline! CMOS NOR2 Worst Case Analysis! Pass Transistor
More informationHomework Assignment #5 EE 477 Spring 2017 Professor Parker
Homework Assignment #5 EE 477 Spring 2017 Professor Parker Question 1: (15%) Compute the worstcase rising and falling RC time constants at point B of the circuit below using the Elmore delay method. Assume
More informationLecture 8: Combinational Circuits
Introduction to CMOS VLSI Design Lecture 8: Combinational Circuits David Harris Harvey Mudd College Spring 004 Outline ubble Pushing Compound Gates Logical Effort Example Input Ordering symmetric Gates
More informationLecture 8: Combinational Circuits
Introduction to CMOS VLSI Design Lecture 8: Combinational Circuits David Harris Harvey Mudd College Spring 00 Outline ubble Pushing Compound Gates Logical Effort Example Input Ordering symmetric Gates
More information5. CMOS Gate Characteristics CS755
5. CMOS Gate Characteristics Last module: CMOS Transistor theory This module: DC Response Logic Levels and Noise Margins Transient Response Delay Estimation Transistor ehavior 1) If the width of a transistor
More informationLecture 14: Circuit Families
Introduction to CMOS VLSI Design Lecture 4: Circuit Families David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Outline q PseudonMOS Logic q Dynamic Logic q
More informationEE115C Digital Electronic Circuits Homework #4
EE115 Digital Electronic ircuits Homework #4 Problem 1 Power Dissipation Solution Vdd =1.0V onsider the source follower circuit used to drive a load L =20fF shown above. M1 and M2 are both NMOS transistors
More informationDigital Integrated Circuits A Design Perspective
igital Integrated Circuits esign Perspective esigning Combinational Logic Circuits 1 Combinational vs. Sequential Logic In Combinational Logic Circuit Out In Combinational Logic Circuit Out State Combinational
More informationLogical Effort EE141
Logical Effort 1 Question #1 How to best combine logic and drive for a big capacitive load? C L C L 2 Question #2 All of these are decoders Which one is best? 3 Method to answer both of these questions
More informationEECS 312: Digital Integrated Circuits Final Exam Solutions 23 April 2009
Signature: EECS 312: Digital Integrated Circuits Final Exam Solutions 23 April 2009 Robert Dick Show your work. Derivations are required for credit; end results are insufficient. Closed book. You may use
More informationUNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences Elad Alon Homework #9 EECS141 PROBLEM 1: TIMING Consider the simple state machine shown
More informationEE371  Advanced VLSI Circuit Design
EE371  Advanced VLSI Circuit Design Midterm Examination May 1999 Name: No. Points Score 1. 20 2. 24 3. 26 4. 20 TOTAL / 90 In recognition of and in the spirit of the Stanford University Honor Code, I
More informationECE 342 Electronic Circuits. Lecture 34 CMOS Logic
ECE 34 Electronic Circuits Lecture 34 CMOS Logic Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 De Morgan s Law Digital Logic  Generalization ABC... ABC...
More informationLecture 9: Combinational Circuits
Introduction to CMOS VLSI Design Lecture 9: Combinational Circuits David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Outline q ubble Pushing q Compound Gates
More informationEstimating Delays. Gate Delay Model. Gate Delay. Effort Delay. Computing Logical Effort. Logical Effort
Estmatng Delas Would be nce to have a back of the envelope method for szng gates for speed Logcal Effort ook b Sutherland, Sproull, Harrs Chapter s on our web page Gate Dela Model Frst, normalze a model
More informationEE141Microelettronica. CMOS Logic
Microelettronica CMOS Logic CMOS logic Power consumption in CMOS logic gates Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit Currents Short Circuit
More informationArithmetic Building Blocks
rithmetic uilding locks Datapath elements dder design Static adder Dynamic adder Multiplier design rray multipliers Shifters, Parity circuits ECE 261 Krish Chakrabarty 1 Generic Digital Processor InputOutput
More informationName: Answers. Mean: 83, Standard Deviation: 12 Q1 Q2 Q3 Q4 Q5 Q6 Total. ESE370 Fall 2015
University of Pennsylvania Department of Electrical and System Engineering CircuitLevel Modeling, Design, and Optimization for Digital Systems ESE370, Fall 2015 Final Tuesday, December 15 Problem weightings
More informationLecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: 1st Order RC Delay Models. Review: TwoInput NOR Gate (NOR2)
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 14: March 1, 2016 Combination Logic: Ratioed and Pass Logic Lecture Outline! CMOS Gates Review " CMOS Worst Case Analysis! Ratioed Logic Gates!
More informationHomework #2 10/6/2016. C int = C g, where 1 t p = t p0 (1 + C ext / C g ) = t p0 (1 + f/ ) f = C ext /C g is the effective fanout
0/6/06 Homework # Lecture 8, 9: Sizing and Layout of omplex MOS Gates Reading: hapter 4, sections 4.34.5 October 3 & 5, 06 hapter, section.5.5 Prof. R. Iris ahar Weste & Harris vailable on course webpage
More informationEE213, Spr 2017 HW#3 Due: May 17 th, in class. Figure 1
RULES: Please try to work on your own. Discussion is permissible, but identical submissions are unacceptable! Please show all intermediate steps: a correct solution without an explanation will get zero
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Oldham Fall 1999
UNIVERSITY OF CLIFORNI College of Engineering Department of Electrical Engineering and Computer Sciences Professor Oldham Fall 1999 EECS 40 FINL EXM 13 December 1999 Name: Last, First Student ID: T: Kusuma
More informationClock signal in digital circuit is responsible for synchronizing the transfer to the data between processing elements.
1 2 Introduction Clock signal in digital circuit is responsible for synchronizing the transfer to the data between processing elements. Defines the precise instants when the circuit is allowed to change
More informationDelay and Power Estimation
EEN454 Digital Integrated ircuit Design Delay and Power Estimation EEN 454 Delay Estimation We would like to be able to easily estimate delay Not as accurate as simulation But make it easier to ask What
More informationDigital EE141 Integrated Circuits 2nd Combinational Circuits
Digital Integrated Circuits Designing i Combinational Logic Circuits 1 Combinational vs. Sequential Logic 2 Static CMOS Circuit t every point in time (except during the switching transients) each gate
More informationProperties of CMOS Gates Snapshot
MOS logic 1 Properties of MOS Gates Snapshot High noise margins: V OH and V OL are at V DD and GND, respectively. No static power consumption: There never exists a direct path between V DD and V SS (GND)
More informationCMOS logic gates. João Canas Ferreira. March University of Porto Faculty of Engineering
CMOS logic gates João Canas Ferreira University of Porto Faculty of Engineering March 2016 Topics 1 General structure 2 General properties 3 Cell layout João Canas Ferreira (FEUP) CMOS logic gates March
More informationVLSI GATE LEVEL DESIGN UNIT  III P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT
VLSI UNIT  III GATE LEVEL DESIGN P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) contents GATE LEVEL DESIGN : Logic Gates and Other complex gates, Switch logic, Alternate gate circuits, Time Delays, Driving large
More informationENEE 359a Digital VLSI Design
SLIDE 1 ENEE 359a Digital VLSI Design & Logical Effort Prof. blj@ece.umd.edu Credit where credit is due: Slides contain original artwork ( Jacob 2004) as well as material taken liberally from Irwin & Vijay
More informationFor smaller NRE cost For faster time to market For smaller highvolume manufacturing cost For higher performance
University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Sciences EECS5 J. Wawrzynek Spring 22 2/22/2. [2 pts] Short Answers. Midterm Exam I a) [2 pts]
More informationInterconnect (2) Buffering Techniques.Transmission Lines. Lecture Fall 2003
Interconnect (2) Buffering Techniques.Transmission Lines Lecture 12 18322 Fall 2003 A few announcements Partners Lab Due Times Midterm 1 is nearly here Date: 10/14/02, time: 3:004:20PM, place: in class
More informationEECS 427 Lecture 8: Adders Readings: EECS 427 F09 Lecture 8 1. Reminders. HW3 project initial proposal: due Wednesday 10/7
EECS 427 Lecture 8: dders Readings: 11.111.3.3 3 EECS 427 F09 Lecture 8 1 Reminders HW3 project initial proposal: due Wednesday 10/7 You can schedule a halfhour hour appointment with me to discuss your
More informationEECS 141: SPRING 09 MIDTERM 2
University of California College of Engineering Department of Electrical Engineering and Computer Sciences J. Rabaey WeFr 23:30pm We, April 22, 2:003:30pm EECS 141: SPRING 09 MIDTERM 2 NAME Last First
More informationDigital Microelectronic Circuits ( ) Logical Effort. Lecture 7: Presented by: Adam Teman
Digital Microelectronic ircuits (36113021 ) Presented by: Adam Teman Lecture 7: Logical Effort Digital Microelectronic ircuits The VLSI Systems enter  BGU Lecture 7: Logical Effort 1 Last Lectures The
More informationEECS 141: FALL 05 MIDTERM 1
University of California College of Engineering Department of Electrical Engineering and Computer Sciences D. Markovic TuTh 111:3 Thursday, October 6, 6:38:pm EECS 141: FALL 5 MIDTERM 1 NAME Last SOLUTION
More informationCMPEN 411. Spring Lecture 18: Static Sequential Circuits
CMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 18: Static Sequential Circuits [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] Sp11
More informationLecture 6 Power Zhuo Feng. Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 2010
EE4800 CMOS Digital IC Design & Analysis Lecture 6 Power Zhuo Feng 6.1 Outline Power and Energy Dynamic Power Static Power 6.2 Power and Energy Power is drawn from a voltage source attached to the V DD
More informationThe Wire. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Wire July 30, 2002 1 The Wire transmitters receivers schematics physical 2 Interconnect Impact on
More informationCPE/EE 427, CPE 527 VLSI Design I L18: Circuit Families. Outline
CPE/EE 47, CPE 57 VLI Design I L8: Circuit Families Department of Electrical and Computer Engineering University of labama in Huntsville leksandar Milenkovic ( www.ece.uah.edu/~milenka ) www.ece.uah.edu/~milenka/cpe5705f
More informationAnnouncements. EE141Spring 2007 Digital Integrated Circuits. CMOS SRAM Analysis (Read/Write) Class Material. Layout. Read Static Noise Margin
Vo l ta ge ri s e [ V] EESpring 7 Digital Integrated ircuits Lecture SRM Project Launch nnouncements No new labs next week and week after Use labs to work on project Homework #6 due Fr. pm Project updated
More informationEE141Fall 2011 Digital Integrated Circuits
EE4Fall 20 Digital Integrated Circuits Lecture 5 Memory decoders Administrative Stuff Homework #6 due today Project posted Phase due next Friday Project done in pairs 2 Last Lecture Last lecture Logical
More informationSimulation of Logic Primitives and Dynamic Dlatch with VerilogXL
Simulation of Logic Primitives and Dynamic Dlatch with VerilogXL November 30, 2011 Robert D Angelo Tufts University Electrical and Computer Engineering EE103 Lab 3: Part I&II Professor: Dr. Valencia
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 18: March 27, 2018 Dynamic Logic, Charge Injection Lecture Outline! Sequential MOS Logic " DLatch " Timing Constraints! Dynamic Logic " Domino
More informationHomework Assignment #1 Solutions EE 477 Spring 2017 Professor Parker
Homework Assignment #1 Solutions EE 477 Spring 2017 Professor Parker Note: + implies OR,. implies AND, ~ implies NOT Question 1: a) (4%) Use transmission gates to design a 3input OR gate Note: There are
More informationEEC 118 Lecture #6: CMOS Logic. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 118 Lecture #6: CMOS Logic Rajeevan mirtharajah University of California, Davis Jeff Parkhurst Intel Corporation nnouncements Quiz 1 today! Lab 2 reports due this week Lab 3 this week HW 3 due this
More informationLecture 7 Circuit Delay, Area and Power
Lecture 7 Circuit Delay, Area and Power lecture notes from S. Mitra Intro VLSI System course (EE271) Introduction to VLSI Systems 1 Circuits and Delay Introduction to VLSI Systems 2 Power, Delay and Area:
More informationChapter 2 DESIGN OF ENERGY EFFICIENT DIGITAL CIRCUITS
Chapter 2 DESIGN OF ENERGY EFFICIENT DIGITAL CIRCUITS Bart R. Zeydel and Vojin G. Oklobdzija ACSEL Laboratory, University of California, Davis Abstract: Key words: Recent technology advances have resulted
More informationEEC 116 Lecture #5: CMOS Logic. Rajeevan Amirtharajah Bevan Baas University of California, Davis Jeff Parkhurst Intel Corporation
EEC 116 Lecture #5: CMOS Logic Rajeevan mirtharajah Bevan Baas University of California, Davis Jeff Parkhurst Intel Corporation nnouncements Quiz 1 today! Lab 2 reports due this week Lab 3 this week HW
More informationFloating Point Representation and Digital Logic. Lecture 11 CS301
Floating Point Representation and Digital Logic Lecture 11 CS301 Administrative Daily Review of today s lecture w Due tomorrow (10/4) at 8am Lab #3 due Friday (9/7) 1:29pm HW #5 assigned w Due Monday 10/8
More informationEE 330 Lecture 6. Improved SwitchLevel Model Propagation Delay Stick Diagrams Technology Files  Design Rules
EE 330 Lecture 6 Improved witchlevel Model Propagation elay tick iagrams Technology Files  esign Rules Review from Last Time MO Transistor Qualitative iscussion of nchannel Operation Bulk ource Gate
More informationBitSliced Design. EECS 141 F01 Arithmetic Circuits. A Generic Digital Processor. FullAdder. The Binary Adder
itliced Design Control EEC 141 F01 rithmetic Circuits DataIn Register dder hifter it 3 it 2 it 1 it 0 DataOut Tile identical processing elements Generic Digital Processor Fulldder MEMORY Cin Full adder
More informationTopics. CMOS Design Multiinput delay analysis. John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut
Topics CMO Design Multiinput delay analysis pring 25 Transmission Gate OUT Z OUT Z pring 25 Transmission Gate OUT When is low, the output is at high impedance When is high, the output follows However,
More informationESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals
University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals ESE570, Spring 2018 Final Monday, Apr 0 5 Problems with point weightings shown.
More information