Translinear Circuits
|
|
- Dorthy Stokes
- 5 years ago
- Views:
Transcription
1 Translinear Circuits Bradley A. Minch Mixed Analog-Digital VLSI Circuits and Systems Lab Franklin W. Olin College of Engineering Needham, MA April 2, 2009
2 Translinear Circuits: What s in a Name? 1 In 1975, Barrie Gilbert coined the term translinear to describe a class of circuits whose large-signal behavior hinges both on the precise exponential I/V relationship of the bipolar transistor and on the intimate thermal contact and close matching of monolithically integrated devices. The word translinear refers to the exponential I/V characteristic of the bipolar transistor its transconductance is linear in its collector current: I C = I s e V BE/U T = g m = I C = I s e V BE/U T 1 V B }{{} = I C. U T U T I C Gilbert also meant the word translinear to refer to circuit analysis and design principles that bridge the gap between the familiar territory of linear circuits and the uncharted domain of nonlinear circuits.
3 Translinear Circuits: What s in a Name? 1 In 1975, Barrie Gilbert coined the term translinear to describe a class of circuits whose large-signal behavior hinges both on the precise exponential I/V relationship of the bipolar transistor and on the intimate thermal contact and close matching of monolithically integrated devices. The word translinear refers to the exponential I/V characteristic of the bipolar transistor its transconductance is linear in its collector current: I C = I s e V BE/U T = g m = I C = I s e V BE/U T 1 V B }{{} = I C. U T U T I C Gilbert also meant the word translinear to refer to circuit analysis and design principles that bridge the gap between the familiar territory of linear circuits and the uncharted domain of nonlinear circuits.
4 Translinear Circuits: What s in a Name? 1 In 1975, Barrie Gilbert coined the term translinear to describe a class of circuits whose large-signal behavior hinges both on the precise exponential I/V relationship of the bipolar transistor and on the intimate thermal contact and close matching of monolithically integrated devices. The word translinear refers to the exponential I/V characteristic of the bipolar transistor its transconductance is linear in its collector current: I C = I s e V BE/U T = g m = I C = I s e V BE/U T 1 V B }{{} = I C. U T U T I C Gilbert also meant the word translinear to refer to circuit analysis and design principles that bridge the gap between the familiar territory of linear circuits and the uncharted domain of nonlinear circuits.
5 Gummel Plot of a Forward-Active Bipolar Transistor 2
6 Translinearity of the Forward-Active Bipolar Transistor 3 g m = I C V B = I C U T δi C g m δv B
7 The Translinear Principle 4 Consider a closed loop of base-emitter junctions of four closely matched npn bipolar transistors biased in the forward-active region and operating at the same temperature. Kirchhoff s voltage law (KVL) implies that V 1 + V 2 = V 3 + V 4 U T log I s + U T log I 2 I s = U T log I 3 I s + U T log I 4 I s log I 2 Is 2 }{{} I 2 CCW = log I 3I 4 Is 2 = }{{} I 3 I 4. CW This result is a particular case of Gilbert s translinear principle (TLP): The product of the clockwise currents is equal to the product of the counterclockwise currents.
8 Static Translinear Circuits: Geometric Mean 5 We neglect both base currents (i.e., β F = ) and the Early effect, and we assume that all transistors operate in their forward-active regions. Then, we have that TLP = I x I y = I 2 z = I z = I x I y.
9 Static Translinear Circuits: Geometric Mean 5 I z = I x I y
10 Static Translinear Circuits: Geometric Mean 5 I z = I x I y
11 Static Translinear Circuits: Squaring/Reciprocal 6 Again, we neglect both base currents (i.e., β F = ) and the Early effect, and we assume that all transistors operate in their forward-active regions. Then, we have that TLP = I 2 x = I y I z = I z = I2 x I y.
12 Static Translinear Circuits: Squaring/Reciprocal 6 I z = I2 x I y
13 Static Translinear Circuits: Squaring/Reciprocal 6 I z = I2 x I y
14 Static Translinear Circuits: Pythagorator 7 Again, we neglect both base currents and the Early effect, and we assume that all transistors operate in their forward-active regions. Then, we have that TLP 1 = I 2 x = I z1 I z = I z1 = I2 x I z TLP 2 = I 2 y = I z2 I z = I z2 = I2 y I z KCL = I z = I z1 + I z2 = I2 x I z + I2 y = I 2 z = I 2 x + I 2 y = I z = I z I 2 x + I 2 y. This circuit is called the pythagorator.
15 Dynamic Translinear Circuits: First-Order Low-Pass Filter 8 Next, consider the dynamic translinear circuit shown below, comprising a translinear loop and a capacitor. We shall again neglect base currents and the Early effect. We also assume that all transistors operate in the forward-active region. Then, we have that TLP = I τ I x = I p I y I c = C dv dt = C d dt ( U T log I ) y I s KCL = I c +I τ = I p = CU T I y = I p = I τi x I y = CU T I y di y dt di y dt +I τ = I τi x I y = CU T di y } I {{ τ } dt + I y = I x = τ di y dt + I y = I x. τ This circuit is a first-order log-domain filter.
16 Dynamic Translinear Circuits: RMS-to-DC Converter 9 TLP = I 2 wi τ = I p I 2 z = I p = I τi 2 w I 2 z I c = C d dt ( 2U T log I ) z I s =2 CU T I z di z dt KCL = I c + I τ = I p = 2CU T I z di z dt + I τ = I τi 2 w I 2 z = CU T } I {{ τ } τ 2 I z di z dt + I2 z = I 2 w
17 Dynamic Translinear Circuits: RMS-to-DC Converter 9 = τ ( ) di z 2 I z dt + I 2 z = I 2 w = τ d ( ) I 2 dt z + I 2 z = Iw 2 = τ d ( ) I 2 z + I2 z = I2 w dt }{{} }{{} }{{} I y I y I x I z = I y }{{} root τ di y dt + I y = I x }{{} mean I x = I2 w }{{ } square
18 Why Translinear Circuits? 10
19 Why Translinear Circuits? 10 Translinear circuits are universal. Conjecture: In principle, we can realize any system whose description we can write down as a nonlinear ODE with time as its independent variable as a dynamic translinear circuit. Translinear circuits are synthesizable via highly structured methods. They should be very amenable to the development both of CAD tools and of reconfigurable FPAA architectures for rapid prototyping and deployment of translinear analog signal processing systems. Translinear circuits are fundamentally large-signal circuits. Linear dynamic translinear circuits are linear because of device nonlinearities rather than in spite of them. Translinear circuits are tunable electronically over a wide dynamic range of parameters (e.g., gains, corner frequencies, quality factors). Translinear circuits are robust. Carefully designed translinear circuits are temperature insensitive and do not depend on device or technology parameters.
20 Why Translinear Circuits? 10 Translinear circuits are universal. Conjecture: In principle, we can realize any system whose description we can write down as a nonlinear ODE with time as its independent variable as a dynamic translinear circuit. Translinear circuits are synthesizable via highly structured methods. They should be very amenable to the development both of CAD tools and of reconfigurable FPAA architectures for rapid prototyping and deployment of translinear analog signal processing systems. Translinear circuits are fundamentally large-signal circuits. Linear dynamic translinear circuits are linear because of device nonlinearities rather than in spite of them. Translinear circuits are tunable electronically over a wide dynamic range of parameters (e.g., gains, corner frequencies, quality factors). Translinear circuits are robust. Carefully designed translinear circuits are temperature insensitive and do not depend on device or technology parameters.
21 Why Translinear Circuits? 10 Translinear circuits are universal. Conjecture: In principle, we can realize any system whose description we can write down as a nonlinear ODE with time as its independent variable as a dynamic translinear circuit. Translinear circuits are synthesizable via highly structured methods. They should be very amenable to the development both of CAD tools and of reconfigurable FPAA architectures for rapid prototyping and deployment of translinear analog signal processing systems. Translinear circuits are fundamentally large-signal circuits. Linear dynamic translinear circuits are linear because of device nonlinearities rather than in spite of them. Translinear circuits are tunable electronically over a wide dynamic range of parameters (e.g., gains, corner frequencies, quality factors). Translinear circuits are robust. Carefully designed translinear circuits are temperature insensitive and do not depend on device or technology parameters.
22 Why Translinear Circuits? 10 Translinear circuits are universal. Conjecture: In principle, we can realize any system whose description we can write down as a nonlinear ODE with time as its independent variable as a dynamic translinear circuit. Translinear circuits are synthesizable via highly structured methods. They should be very amenable to the development both of CAD tools and of reconfigurable FPAA architectures for rapid prototyping and deployment of translinear analog signal processing systems. Translinear circuits are fundamentally large-signal circuits. Linear dynamic translinear circuits are linear because of device nonlinearities rather than in spite of them. Translinear circuits are tunable electronically over a wide dynamic range of parameters (e.g., gains, corner frequencies, quality factors). Translinear circuits are robust. Carefully designed translinear circuits are temperature insensitive and do not depend on device or technology parameters.
23 Why Translinear Circuits? 10 Translinear circuits are universal. Conjecture: In principle, we can realize any system whose description we can write down as a nonlinear ODE with time as its independent variable as a dynamic translinear circuit. Translinear circuits are synthesizable via highly structured methods. They should be very amenable to the development both of CAD tools and of reconfigurable FPAA architectures for rapid prototyping and deployment of translinear analog signal processing systems. Translinear circuits are fundamentally large-signal circuits. Linear dynamic translinear circuits are linear because of device nonlinearities rather than in spite of them. Translinear circuits are tunable electronically over a wide dynamic range of parameters (e.g., gains, corner frequencies, quality factors). Translinear circuits are robust. Carefully designed translinear circuits are temperature insensitive and do not depend on device or technology parameters.
24 Simple EKV Model of the Saturated nmos Transistor 11 We model the saturation current of an nmos transistor by I sat = SI s log 2( 1+e (κ(v G V T0 ) V S )/2U T ) SI s e (κ(v G V T0 ) V S )/U T, κ(v G V T0 ) V S < 0 SI s 4U 2 T (κ (V G V T0 ) V S ) 2, κ(v G V T0 ) V S > 0, where U T = kt q, S = W L, I s = 2μC oxut 2 C ox, and κ =. κ C ox + C dep Weak inversion operation corresponds to I sat SI s, moderate inversion operation corresponds to I sat SI s, and strong inversion operation to I sat SI s. Note that SI s is approximately twice the saturation current at threshold.
25 Saturation Current of an nmos Transistor 12
26 Translinearity of the Saturated nmos Transistor 13 g m = I sat V G = κi sat U T,I sat SI s δi sat g m δv G
27 Weak Inversion is Suited to Audio Signal Processing 14 For integrated continous-time filters, typically f c = g m 2πC. On-chip capacitors are typically on the order of 1 pf or of 10 pf. If we choose a reasonable value for C, sayc = 5/π pf 1.59 pf, then we find that weak inversion maps onto the audio band.
28 Weak Inversion is Suited to Audio Signal Processing 14 For integrated continous-time filters, typically f c = g m 2πC. On-chip capacitors are typically on the order of 1 pf or of 10 pf. If we choose a reasonable value for C, sayc = 5/π pf 1.59 pf, then we find that weak inversion maps onto the audio band.
29 Weak-Inversion MOS Translinear Principle When designing weak-inversion MOS translinear circuits, if we restrict ourselves to using translinear loops that alternate between clockwise and counterclockwise elements, we obtain Gilbert s original TLP, with no dependence on the body effect (i.e., κ). 15 stacked loop alternating loop TLP: I κ 2 = I κ 3 I 4 TLP: I 3 = I 2 I 4 This restriction does not limit the class of systems that we can implement. However, designs based on alternating loops generally consume more current but operate on a lower power supply voltage than do designs based on stacked loops.
30 Static Translinear Circuits: Squaring/Reciprocal 16 TLP = I 2 x = I y I z = I z = I2 x I y
31 Static Translinear Circuits: Squaring/Reciprocal 16 I z = I2 x I y
32 Static Translinear Circuits: Squaring/Reciprocal 16 I z = I2 x I y
33 Static Translinear Circuit Synthesis: Pythagorator 17 Synthesize a two-dimensional vector-magnitude circuit implementing r = x 2 + y 2, where x>0 and y>0. We represent each signal as a ratio of a signal current to the unit current: x I x, y I y, and r I r. We substitute these into the original equation and rearrange to obtain (Ix I r = ) 2 + ( Iy ) 2 = I 2 r = I 2 x + I 2 y = I r = I2 x I r }{{} I r1 + I2 y I r }{{} I r2
34 Static Translinear Circuit Synthesis: Pythagorator 17 Synthesize a two-dimensional vector-magnitude circuit implementing r = x 2 + y 2, where x>0 and y>0. We represent each signal as a ratio of a signal current to the unit current: x I x, y I y, and r I r. We substitute these into the original equation and rearrange to obtain (Ix I r = ) 2 + ( Iy ) 2 = I 2 r = I 2 x + I 2 y = I r = I2 x I r }{{} I r1 + I2 y I r }{{} I r2
35 Static Translinear Circuit Synthesis: Pythagorator 17 Synthesize a two-dimensional vector-magnitude circuit implementing r = x 2 + y 2, where x>0 and y>0. We represent each signal as a ratio of a signal current to the unit current: x I x, y I y, and r I r. We substitute these into the original equation and rearrange to obtain (Ix I r = ) 2 + ( Iy ) 2 = I 2 r = I 2 x + I 2 y = I r = I2 x I r }{{} I r1 + I2 y I r }{{} I r2
36 Static Translinear Circuit Synthesis: Pythagorator 17 Synthesize a two-dimensional vector-magnitude circuit implementing r = x 2 + y 2, where x>0 and y>0. We represent each signal as a ratio of a signal current to the unit current: x I x, y I y, and r I r. We substitute these into the original equation and rearrange to obtain (Ix I r = ) 2 + ( Iy ) 2 = I 2 r = I 2 x + I 2 y = I r = I2 x I r }{{} I r1 + I2 y I r }{{} I r2
37 Static Translinear Circuit Synthesis: Pythagorator 17 Synthesize a two-dimensional vector-magnitude circuit implementing r = x 2 + y 2, where x>0 and y>0. We represent each signal as a ratio of a signal current to the unit current: x I x, y I y, and r I r. We substitute these into the original equation and rearrange to obtain (Ix I r = ) 2 + ( Iy ) 2 = I 2 r = I 2 x + I 2 y = I r = I2 x I r }{{} I r1 + I2 y I r }{{} I r2
38 Static Translinear Circuit Synthesis: Pythagorator 17 Synthesize a two-dimensional vector-magnitude circuit implementing r = x 2 + y 2, where x>0 and y>0. We represent each signal as a ratio of a signal current to the unit current: x I x, y I y, and r I r. We substitute these into the original equation and rearrange to obtain (Ix I r = ) 2 + ( Iy ) 2 = I 2 r = I 2 x + I 2 y = I r = I2 x I r }{{} I r1 + I2 y I r }{{} I r2
39 Static Translinear Circuit Synthesis: Pythagorator 18 TLP: I r1 I r = I 2 x I r2 I r = I 2 y KCL: I r = I r1 +I r2
40 Static Translinear Circuit Synthesis: Pythagorator 18 TLP: I r1 I r = I 2 x I r2 I r = I 2 y KCL: I r = I r1 +I r2
41 Static Translinear Circuit Synthesis: Pythagorator 18 TLP: I r1 I r = I 2 x I r2 I r = I 2 y KCL: I r = I r1 +I r2
42 Static Translinear Circuit Synthesis: Pythagorator 18 TLP: I r1 I r = I 2 x I r2 I r = I 2 y KCL: I r = I r1 +I r2
43 Static Translinear Circuit Synthesis: Pythagorator 18 TLP: I r1 I r = I 2 x I r2 I r = I 2 y KCL: I r = I r1 +I r2
44 Static Translinear Circuit Synthesis: Pythagorator 18 TLP: I r1 I r = I 2 x I r2 I r = I 2 y KCL: I r = I r1 +I r2
45 Static Translinear Circuit Synthesis: Vector Normalizer 19 Synthesize a two-dimensional vector-normalization circuit implementing u = x x2 + y 2 and v = y where x>0 and y>0. x2 + y2, Each equation shares r x 2 + y 2, which we can use to decompose the system as u = x r, v = y r, and r = x 2 + y 2, where x>0 and y>0. We represent each signal as a ratio of a signal current to the unit current: x I x, y I y, u I u, v I v, and r I r.
46 Static Translinear Circuit Synthesis: Vector Normalizer 19 Synthesize a two-dimensional vector-normalization circuit implementing u = x x2 + y 2 and v = y where x>0 and y>0. x2 + y2, Each equation shares r x 2 + y 2, which we can use to decompose the system as u = x r, v = y r, and r = x 2 + y 2, where x>0 and y>0. We represent each signal as a ratio of a signal current to the unit current: x I x, y I y, u I u, v I v, and r I r.
47 Static Translinear Circuit Synthesis: Vector Normalizer 19 Synthesize a two-dimensional vector-normalization circuit implementing u = x x2 + y 2 and v = y where x>0 and y>0. x2 + y2, Each equation shares r x 2 + y 2, which we can use to decompose the system as u = x r, v = y r, and r = x 2 + y 2, where x>0 and y>0. We represent each signal as a ratio of a signal current to the unit current: x I x, y I y, u I u, v I v, and r I r.
48 Static Translinear Circuit Synthesis: Vector Normalizer 19 We substitute these into the original equations and rearrange to obtain I u = I x/ I r / and I v = I y/ I r / = I u I r = I x and I v I r = I y
49 Static Translinear Circuit Synthesis: Vector Normalizer 19 We substitute these into the original equations and rearrange to obtain I u = I x/ I r / and I v = I y/ I r / = I u I r = I x and I v I r = I y
50 Static Translinear Circuit Synthesis: Vector Normalizer 19 We substitute these into the original equations and rearrange to obtain and I u = I x/ I r / and I v = I y/ I r / = I u I r = I x and I v I r = I y (Ix I r = ) 2 + ( Iy ) 2 = I 2 r = I 2 x + I 2 y = I r = I2 x I r }{{} I r1 + I2 y I r }{{} I r2
51 Static Translinear Circuit Synthesis: Vector Normalizer 19 We substitute these into the original equations and rearrange to obtain and I u = I x/ I r / and I v = I y/ I r / = I u I r = I x and I v I r = I y (Ix I r = ) 2 + ( Iy ) 2 = I 2 r = I 2 x + I 2 y = I r = I2 x I r }{{} I r1 + I2 y I r }{{} I r2
52 Static Translinear Circuit Synthesis: Vector Normalizer 19 We substitute these into the original equations and rearrange to obtain and I u = I x/ I r / and I v = I y/ I r / = I u I r = I x and I v I r = I y (Ix I r = ) 2 + ( Iy ) 2 = I 2 r = I 2 x + I 2 y = I r = I2 x I r }{{} I r1 + I2 y I r }{{} I r2
53 Static Translinear Circuit Synthesis: Vector Normalizer 19 We substitute these into the original equations and rearrange to obtain and I u = I x/ I r / and I v = I y/ I r / = I u I r = I x and I v I r = I y (Ix I r = ) 2 + ( Iy ) 2 = I 2 r = I 2 x + I 2 y = I r = I2 x I r }{{} I r1 + I2 y I r }{{} I r2
54 Static Translinear Circuit Synthesis: Vector Normalizer 19 TLP: I r1 I r = I 2 x I r2 I r = I 2 y I u I r = I x I v I r = I y KCL: I r = I r1 +I r2
55 Static Translinear Circuit Synthesis: Vector Normalizer 19 TLP: I r1 I r = I 2 x I r2 I r = I 2 y I u I r = I x I v I r = I y KCL: I r = I r1 +I r2
56 Static Translinear Circuit Synthesis: Vector Normalizer 19 TLP: I r1 I r = I 2 x I r2 I r = I 2 y I u I r = I x I v I r = I y KCL: I r = I r1 +I r2
57 Static Translinear Circuit Synthesis: Vector Normalizer 19 TLP: I r1 I r = I 2 x I r2 I r = I 2 y I u I r = I x I v I r = I y KCL: I r = I r1 +I r2
58 Static Translinear Circuit Synthesis: Vector Normalizer 19 TLP: I r1 I r = I 2 x I r2 I r = I 2 y I u I r = I x I v I r = I y KCL: I r = I r1 +I r2
59 Static Translinear Circuit Synthesis: Vector Normalizer 19 TLP: I r1 I r = I 2 x I r2 I r = I 2 y I u I r = I x I v I r = I y KCL: I r = I r1 +I r2
60 Static Translinear Circuit Synthesis: Vector Normalizer 19 TLP: I r1 I r = I 2 x I r2 I r = I 2 y I u I r = I x I v I r = I y KCL: I r = I r1 +I r2
61 Static Translinear Circuit Synthesis: Vector Normalizer 19 TLP: I r1 I r = I 2 x I r2 I r = I 2 y I u I r = I x I v I r = I y KCL: I r = I r1 +I r2
62 Static Translinear Circuit Synthesis: Vector Normalizer 19 TLP: I r1 I r = I 2 x I r2 I r = I 2 y I u I r = I x I v I r = I y KCL: I r = I r1 +I r2
63 Static Translinear Circuit Synthesis: Vector Normalizer 19 TLP: I r1 I r = I 2 x I r2 I r = I 2 y I u I r = I x I v I r = I y KCL: I r = I r1 +I r2
64 Static Translinear Circuit Synthesis: Vector Normalizer 19 TLP: I r1 I r = I 2 x I r2 I r = I 2 y I u I r = I x I v I r = I y KCL: I r = I r1 +I r2
65 Dynamic Translinear Circuit Synthesis: Output Structures 20 noninverting inverting I n = I τ e (V n V 0 )/U T I n V n = I n U T I n = I τ e κ(v 0 V n )/U T I n V n = κi n U T
66 Dynamic Translinear Circuit Synthesis: First-Order LPF 21 Synthesize a first-order low-pass filter described by τ dy dt + y = x, where x>0. We represent each signal as a ratio of a signal current to the unit current: Substituting these into the ODE, we obtain x I x and y I y. τ d dt ( Iy ) + I y = I x = τ di y dt + I y = I x.
67 Dynamic Translinear Circuit Synthesis: First-Order LPF 21 Synthesize a first-order low-pass filter described by τ dy dt + y = x, where x>0. We represent each signal as a ratio of a signal current to the unit current: Substituting these into the ODE, we obtain x I x and y I y. τ d dt ( Iy ) + I y = I x = τ di y dt + I y = I x.
68 Dynamic Translinear Circuit Synthesis: First-Order LPF 21 Synthesize a first-order low-pass filter described by τ dy dt + y = x, where x>0. We represent each signal as a ratio of a signal current to the unit current: Substituting these into the ODE, we obtain x I x and y I y. τ d dt ( Iy ) + I y = I x = τ di y dt + I y = I x.
69 Dynamic Translinear Circuit Synthesis: First-Order LPF 21 Synthesize a first-order low-pass filter described by τ dy dt + y = x, where x>0. We represent each signal as a ratio of a signal current to the unit current: Substituting these into the ODE, we obtain x I x and y I y. τ d dt ( Iy ) + I y = I x = τ di y dt + I y = I x.
70 Dynamic Translinear Circuit Synthesis: First-Order LPF 21 To implement the time derivative, we introduce a log-compressed voltage state variable, V y. Using the chain rule, we can express the preceding equation as τ I y V y dv y dt + I y = I x = τ ( κ ) dvy I y U T dt + I y = I x = κτ U T dv y dt +1=I x I y = κτ CU T }{{} 1/I τ C dv y +1 = }{{ dt} I c I x I y = I c +1= I x = I τ I c = I τi x. I τ I y I }{{} y I p
71 Dynamic Translinear Circuit Synthesis: First-Order LPF 21 To implement the time derivative, we introduce a log-compressed voltage state variable, V y. Using the chain rule, we can express the preceding equation as τ I y V y dv y dt + I y = I x = τ ( κ ) dvy I y U T dt + I y = I x = κτ U T dv y dt +1=I x I y = κτ CU T }{{} 1/I τ C dv y +1 = }{{ dt} I c I x I y = I c +1= I x = I τ I c = I τi x. I τ I y I }{{} y I p
72 Dynamic Translinear Circuit Synthesis: First-Order LPF 21 To implement the time derivative, we introduce a log-compressed voltage state variable, V y. Using the chain rule, we can express the preceding equation as τ I y V y dv y dt + I y = I x = τ ( κ ) dvy I y U T dt + I y = I x = κτ U T dv y dt +1=I x I y = κτ CU T }{{} 1/I τ C dv y +1 = }{{ dt} I c I x I y = I c +1= I x = I τ I c = I τi x. I τ I y I }{{} y I p
73 Dynamic Translinear Circuit Synthesis: First-Order LPF 21 To implement the time derivative, we introduce a log-compressed voltage state variable, V y. Using the chain rule, we can express the preceding equation as τ I y V y dv y dt + I y = I x = τ ( κ ) dvy I y U T dt + I y = I x = κτ U T dv y dt +1=I x I y = κτ CU T }{{} 1/I τ C dv y +1 = }{{ dt} I c I x I y = I c +1= I x = I τ I c = I τi x. I τ I y I }{{} y I p
74 Dynamic Translinear Circuit Synthesis: First-Order LPF 21 To implement the time derivative, we introduce a log-compressed voltage state variable, V y. Using the chain rule, we can express the preceding equation as τ I y V y dv y dt + I y = I x = τ ( κ ) dvy I y U T dt + I y = I x = κτ U T dv y dt +1=I x I y = κτ CU T }{{} 1/I τ C dv y +1 = }{{ dt} I c I x I y = I c +1= I x = I τ I c = I τi x. I τ I y I }{{} y I p
75 Dynamic Translinear Circuit Synthesis: First-Order LPF 21 To implement the time derivative, we introduce a log-compressed voltage state variable, V y. Using the chain rule, we can express the preceding equation as τ I y V y dv y dt + I y = I x = τ ( κ ) dvy I y U T dt + I y = I x = κτ U T dv y dt +1=I x I y = κτ CU T }{{} 1/I τ C dv y +1 = }{{ dt} I c I x I y = I c +1= I x = I τ I c = I τi x. I τ I y I }{{} y I p
76 Dynamic Translinear Circuit Synthesis: First-Order LPF 21 To implement the time derivative, we introduce a log-compressed voltage state variable, V y. Using the chain rule, we can express the preceding equation as τ I y V y dv y dt + I y = I x = τ ( κ ) dvy I y U T dt + I y = I x = κτ U T dv y dt +1=I x I y = κτ CU T }{{} 1/I τ C dv y +1 = }{{ dt} I c I x I y = I c +1= I x = I τ I c = I τi x. I τ I y I }{{} y I p
77 Dynamic Translinear Circuit Synthesis: First-Order LPF 21 To implement the time derivative, we introduce a log-compressed voltage state variable, V y. Using the chain rule, we can express the preceding equation as τ I y V y dv y dt + I y = I x = τ ( κ ) dvy I y U T dt + I y = I x = κτ U T dv y dt +1=I x I y = κτ CU T }{{} 1/I τ C dv y +1 = }{{ dt} I c I x I y = I c +1= I x = I τ I c = I τi x. I τ I y I }{{} y I p
78 Dynamic Translinear Circuit Synthesis: First-Order LPF 21 TLP: I p I y = I x I τ KCL: I c + I p = I τ
79 Dynamic Translinear Circuit Synthesis: First-Order LPF 21 TLP: I p I y = I x I τ KCL: I c + I p = I τ
80 Dynamic Translinear Circuit Synthesis: First-Order LPF 21 TLP: I p I y = I x I τ KCL: I c + I p = I τ
Bipolar Junction Transistor (BJT) - Introduction
Bipolar Junction Transistor (BJT) - Introduction It was found in 1948 at the Bell Telephone Laboratories. It is a three terminal device and has three semiconductor regions. It can be used in signal amplification
More informationMod. Sim. Dyn. Sys. Amplifiers page 1
AMPLIFIERS A circuit containing only capacitors, amplifiers (transistors) and resistors may resonate. A circuit containing only capacitors and resistors may not. Why does amplification permit resonance
More informationMod. Sim. Dyn. Sys. Amplifiers page 1
AMPLIFIERS A circuit containing only capacitors, amplifiers (transistors) and resistors may resonate. A circuit containing only capacitors and resistors may not. Why does amplification permit resonance
More informationChapter 2. - DC Biasing - BJTs
Chapter 2. - DC Biasing - BJTs Objectives To Understand : Concept of Operating point and stability Analyzing Various biasing circuits and their comparison with respect to stability BJT A Review Invented
More informationEE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR
EE 23 Lecture 3 THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR Quiz 3 Determine I X. Assume W=u, L=2u, V T =V, uc OX = - 4 A/V 2, λ= And the number is? 3 8 5 2? 6 4 9 7 Quiz 3
More informationElectronic Circuits Summary
Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent
More information3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti
Inverter with active load It is the simplest gain stage. The dc gain is given by the slope of the transfer characteristics. Small signal analysis C = C gs + C gs,ov C 2 = C gd + C gd,ov + C 3 = C db +
More informationLecture 23: Negative Resistance Osc, Differential Osc, and VCOs
EECS 142 Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California,
More informationModeling All-MOS Log-Domain Σ A/D Converters
DCIS 04 Modeling All-MOS Log Σ ADCs Intro Circuits Modeling Example Conclusions 1/22 Modeling All-MOS Log-Domain Σ A/D Converters X.Redondo 1, J.Pallarès 2 and F.Serra-Graells 1 1 Institut de Microelectrònica
More information(e V BC/V T. α F I SE = α R I SC = I S (3)
Experiment #8 BJT witching Characteristics Introduction pring 2015 Be sure to print a copy of Experiment #8 and bring it with you to lab. There will not be any experiment copies available in the lab. Also
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 10 MOSFET part 1 guntzel@inf.ufsc.br ual-well Trench-Isolated
More informationChapter 2 - DC Biasing - BJTs
Objectives Chapter 2 - DC Biasing - BJTs To Understand: Concept of Operating point and stability Analyzing Various biasing circuits and their comparison with respect to stability BJT A Review Invented
More informationHomework Assignment 08
Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance
More informationChapter 10 Instructor Notes
G. izzoni, Principles and Applications of lectrical ngineering Problem solutions, hapter 10 hapter 10 nstructor Notes hapter 10 introduces bipolar junction transistors. The material on transistors has
More informationOutline. Neural dynamics with log-domain integrator circuits. Where it began Biophysics of membrane channels
Outline Neural dynamics with log-domain integrator circuits Giacomo Indiveri Neuromorphic Cognitive Systems group Institute of Neuroinformatics niversity of Zurich and ETH Zurich Dynamics of Multi-function
More informationMMIX4B22N300 V CES. = 3000V = 22A V CE(sat) 2.7V I C90
Advance Technical Information High Voltage, High Gain BIMOSFET TM Monolithic Bipolar MOS Transistor (Electrically Isolated Tab) C G EC3 Symbol Test Conditions Maximum Ratings G3 C2 G2 E2C V CES = 25 C
More informationSECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University
NAME: PUID: SECTION: Circle one: Alam Lundstrom ECE 305 Exam 5 SOLUTIONS: April 18, 2016 M A Alam and MS Lundstrom Purdue University This is a closed book exam You may use a calculator and the formula
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 15: March 15, 2018 Euler Paths, Energy Basics and Optimization Midterm! Midterm " Mean: 89.7 " Standard Dev: 8.12 2 Lecture Outline! Euler
More informationDevice Physics: The Bipolar Transistor
Monolithic Amplifier Circuits: Device Physics: The Bipolar Transistor Chapter 4 Jón Tómas Guðmundsson tumi@hi.is 2. Week Fall 2010 1 Introduction In analog design the transistors are not simply switches
More informationFinal Examination EE 130 December 16, 1997 Time allotted: 180 minutes
Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2
More informationEE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET
EE 230 Lecture 33 Nonlinear Circuits and Nonlinear Devices Diode BJT MOSFET Review from Last Time: n-channel MOSFET Source Gate L Drain W L EFF Poly Gate oxide n-active p-sub depletion region (electrically
More informationMicroelectronics Part 1: Main CMOS circuits design rules
GBM8320 Dispositifs Médicaux telligents Microelectronics Part 1: Main CMOS circuits design rules Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim! http://www.cours.polymtl.ca/gbm8320/! med-amine.miled@polymtl.ca!
More informationIXBX50N360HV. = 3600V = 50A V CE(sat) 2.9V. BiMOSFET TM Monolithic Bipolar MOS Transistor High Voltage, High Frequency. Advance Technical Information
BiMOSFET TM Monolithic Bipolar MOS Transistor High Voltage, High Frequency Advance Technical Information S = 3V = A (sat) 2.9V Symbol Test Conditions Maximum Ratings S = 25 C to C 3 V V CGR = 25 C to C,
More informationTHEORY, SYNTHESIS AND IMPLEMENTATION OF CURRENT-MODE CMOS PIECEWISE-LINEAR CIRCUITS USING MARGIN PROPAGATION. Ming Gu
THEORY, SYNTHESIS AND IMPLEMENTATION OF CURRENT-MODE CMOS PIECEWISE-LINEAR CIRCUITS USING MARGIN PROPAGATION By Ming Gu A DISSERTATION Submitted to Michigan State University in partial fulfillment of the
More informationMidterm. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. Pass Transistor Logic. Restore Output.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 16: March 21, 2017 Transmission Gates, Euler Paths, Energy Basics Review Midterm! Midterm " Mean: 79.5 " Standard Dev: 14.5 2 Lecture Outline!
More informationMixed Analog-Digital VLSI Circuits & Systems Laboratory
CORNELL U N I V E R S I T Y School of Electrical and Computer Engineering Mixed Analog-Digital VLSI Circuits & Systems Laboratory Our research presently revolves around two major themes: Devising new circuit
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 8: February 9, 016 MOS Inverter: Static Characteristics Lecture Outline! Voltage Transfer Characteristic (VTC) " Static Discipline Noise Margins!
More informationEE 330 Lecture 22. Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits
EE 330 Lecture 22 Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits Exam 2 Friday March 9 Exam 3 Friday April 13 Review Session for Exam 2: 6:00
More informationVLSI GATE LEVEL DESIGN UNIT - III P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT
VLSI UNIT - III GATE LEVEL DESIGN P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) contents GATE LEVEL DESIGN : Logic Gates and Other complex gates, Switch logic, Alternate gate circuits, Time Delays, Driving large
More informationLecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:
Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I- curve (Square-Law Model)
More information6.012 Electronic Devices and Circuits Spring 2005
6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) -OPEN BOOK- Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):
More informationChapter 13 Small-Signal Modeling and Linear Amplification
Chapter 13 Small-Signal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 13-1 Chapter Goals Understanding of concepts related to: Transistors
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 5: January 25, 2018 MOS Operating Regions, pt. 1 Lecture Outline! 3 Regions of operation for MOSFET " Subthreshold " Linear " Saturation!
More informationMMIX4B12N300 V CES = 3000V. = 11A V CE(sat) 3.2V. High Voltage, High Gain BIMOSFET TM Monolithic Bipolar MOS Transistor
High Voltage, High Gain BIMOSFET TM Monolithic Bipolar MOS Transistor Preliminary Technical Information V CES = 3V 11 = 11A V CE(sat) 3.2V C1 C2 (Electrically Isolated Tab) G1 E1C3 G2 E2C G3 G E3E C1 C2
More informationBiasing BJTs CHAPTER OBJECTIVES 4.1 INTRODUCTION
4 DC Biasing BJTs CHAPTER OBJECTIVES Be able to determine the dc levels for the variety of important BJT configurations. Understand how to measure the important voltage levels of a BJT transistor configuration
More informationMOS Transistor Theory
MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors
More informationMOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA
MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the Field-Effect Transistor! Julius Lilienfeld filed a patent describing
More informationEE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region
EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationELEC 3908, Physical Electronics, Lecture 19. BJT Base Resistance and Small Signal Modelling
ELEC 3908, Physical Electronics, Lecture 19 BJT Base Resistance and Small Signal Modelling Lecture Outline Lecture 17 derived static (dc) injection model to predict dc currents from terminal voltages This
More informationEEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 118 Lecture #2: MOSFET Structure and Basic Operation Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Announcements Lab 1 this week, report due next week Bring
More informationElectronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory
Electronic Circuits Prof. Dr. Qiuting Huang 6. Transimpedance Amplifiers, Voltage Regulators, Logarithmic Amplifiers, Anti-Logarithmic Amplifiers Transimpedance Amplifiers Sensing an input current ii in
More informationAnalysis of Transconductances in Deep Submicron CMOS with EKV 3.0
MOS Models & Parameter Extraction Workgroup Arbeitskreis MOS Modelle & Parameterextraktion XFAB, Erfurt, Germany, October 2, 2002 Analysis of Transconductances in Deep Submicron CMOS with EKV 3.0 Matthias
More informationEE 466/586 VLSI Design. Partha Pande School of EECS Washington State University
EE 466/586 VLSI Design Partha Pande School of EECS Washington State University pande@eecs.wsu.edu Lecture 8 Power Dissipation in CMOS Gates Power in CMOS gates Dynamic Power Capacitance switching Crowbar
More informationDesigning Information Devices and Systems II Fall 2017 Miki Lustig and Michel Maharbiz Homework 1. This homework is due September 5, 2017, at 11:59AM.
EECS 16 Designing Information Devices and Systems II Fall 017 Miki Lustig and Michel Maharbiz Homework 1 This homework is due September 5, 017, at 11:59M. 1. Fundamental Theorem of Solutions to Differential
More informationfigure shows a pnp transistor biased to operate in the active mode
Lecture 10b EE-215 Electronic Devices and Circuits Asst Prof Muhammad Anis Chaudhary BJT: Device Structure and Physical Operation The pnp Transistor figure shows a pnp transistor biased to operate in the
More informationMetal-oxide-semiconductor field effect transistors (2 lectures)
Metal-ide-semiconductor field effect transistors ( lectures) MOS physics (brief in book) Current-voltage characteristics - pinch-off / channel length modulation - weak inversion - velocity saturation -
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 18: March 27, 2018 Dynamic Logic, Charge Injection Lecture Outline! Sequential MOS Logic " D-Latch " Timing Constraints! Dynamic Logic " Domino
More informationJunction Bipolar Transistor. Characteristics Models Datasheet
Junction Bipolar Transistor Characteristics Models Datasheet Characteristics (1) The BJT is a threeterminal device, terminals are named emitter, base and collector. Small signals, applied to the base,
More informationIXBT24N170 IXBH24N170
High Voltage, High Gain BIMOSFET TM Monolithic Bipolar MOS Transistor IXBT24N17 IXBH24N17 S 11 = 1 = 24A (sat) 2. TO-26 (IXBT) Symbol Test Conditions Maximum Ratings S = 25 C to 15 C 17 V V CGR = 25 C
More informationEE105 - Fall 2006 Microelectronic Devices and Circuits. Some Administrative Issues
EE105 - Fall 006 Microelectronic evices and Circuits Prof. Jan M. Rabaey (jan@eecs Lecture 8: MOS Small Signal Model Some Administrative Issues REIEW Session Next Week Tu Sept 6 6:00-7:30pm; 060 alley
More informationThe Devices: MOS Transistors
The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor
More informationEE105 - Fall 2006 Microelectronic Devices and Circuits
EE105 - Fall 2006 Microelectronic Devices and Circuits Prof. Jan M. Rabaey (jan@eecs) Lecture 7: MOS Transistor Some Administrative Issues Lab 2 this week Hw 2 due on We Hw 3 will be posted same day MIDTERM
More informationDesign of Analog Integrated Circuits
Design of Analog Integrated Circuits Chapter 11: Introduction to Switched- Capacitor Circuits Textbook Chapter 13 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4
More informationIXBK55N300 IXBX55N300
High Voltage, High Gain BiMOSFET TM Monolithic Bipolar MOS Transistor IXBK55N3 IXBX55N3 V CES = 3V 11 = 55A V CE(sat) 3.2V TO-264 (IXBK) Symbol Test Conditions Maximum Ratings V CES = 25 C to 15 C 3 V
More informationKirchhoff's Laws and Circuit Analysis (EC 2)
Kirchhoff's Laws and Circuit Analysis (EC ) Circuit analysis: solving for I and V at each element Linear circuits: involve resistors, capacitors, inductors Initial analysis uses only resistors Power sources,
More informationBiasing the CE Amplifier
Biasing the CE Amplifier Graphical approach: plot I C as a function of the DC base-emitter voltage (note: normally plot vs. base current, so we must return to Ebers-Moll): I C I S e V BE V th I S e V th
More informationLecture 17 - The Bipolar Junction Transistor (I) Forward Active Regime. April 10, 2003
6.012 - Microelectronic Devices and Circuits - Spring 2003 Lecture 17-1 Lecture 17 - The Bipolar Junction Transistor (I) Contents: Forward Active Regime April 10, 2003 1. BJT: structure and basic operation
More informationin Electronic Devices and Circuits
in Electronic Devices and Circuits Noise is any unwanted excitation of a circuit, any input that is not an information-bearing signal. Noise comes from External sources: Unintended coupling with other
More informationECE-305: Spring 2018 Final Exam Review
C-305: Spring 2018 Final xam Review Pierret, Semiconductor Device Fundamentals (SDF) Chapters 10 and 11 (pp. 371-385, 389-403) Professor Peter Bermel lectrical and Computer ngineering Purdue University,
More informationECE 4430 Analog Integrated Circuits and Systems
ECE 4430 Analog Integrated Circuits and Systes Prof. B. A. Minch s lecture notes in Cornell University on Septeber 21, 2001 1 MOS Transistor Models In this section, we shall develop large-signal odels
More informationBandgap References and Discrete Time Signals (chapter 8 + 9)
Bandgap References and Discrete Time Signals (chapter 8 + 9) Tuesday 9th of February, 2010 Snorre Aunet, sa@ifi.uio.no Nanoelectronics Group, Dept. of Informatics Office 3432 Last time Tuesday 2nd of February,
More informationDigital Integrated CircuitDesign
Digital Integrated CircuitDesign Lecture 5a Bipolar Transistor Dep. Region Neutral Base n(0) b B C n b0 P C0 P e0 P C xn 0 xp 0 x n(w) b W B Adib Abrishamifar EE Department IUST Contents Bipolar Transistor
More informationECE 342 Electronic Circuits. Lecture 6 MOS Transistors
ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2
More informationLecture 320 Improved Open-Loop Comparators and Latches (3/28/10) Page 320-1
Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 321 LECTURE 32 IMPROVED OPENLOOP COMPARATORS AND LATCHES LECTURE ORGANIZATION Outline Autozeroing Hysteresis Simple es Summary CMOS Analog
More informationGEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering
NAME: GEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering ECE 4430 First Exam Closed Book and Notes Fall 2002 September 27, 2002 General Instructions: 1. Write on one side of
More informationIXBH42N170 IXBT42N170
High Voltage, High Gain BIMOSFET TM Monolithic Bipolar MOS Transistor S = V = 42A (sat) 2.8V Symbol Test Conditions Maximum Ratings TO-247 (IXBH) S = 25 C to 1 C V V CGR T J = 25 C to 1 C, R GE = 1MΩ V
More informationIXBT12N300 IXBH12N300
High Voltage, High Gain BIMOSFET TM Monolithic Bipolar MOS Transistor S 11 = 3V = A (sat) 3.2V TO-26 (IXBT) Symbol Test Conditions Maximum Ratings S = 25 C to 15 C 3 V V CGR = 25 C to 15 C, R GE = 1MΩ
More informationECE 497 JS Lecture - 12 Device Technologies
ECE 497 JS Lecture - 12 Device Technologies Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 NMOS Transistor 2 ρ Source channel charge density
More informationIXBK55N300 IXBX55N300
High Voltage, High Gain BiMOSFET TM Monolithic Bipolar MOS Transistor V CES = V 11 = 55A V CE(sat) 3.2V TO-264 (IXBK) Symbol Test Conditions Maximum Ratings V CES = 25 C to 15 C V V CGR = 25 C to 15 C,
More informationLecture 7: Transistors and Amplifiers
Lecture 7: Transistors and Amplifiers Hybrid Transistor Model for small AC : The previous model for a transistor used one parameter (β, the current gain) to describe the transistor. doesn't explain many
More informationTechnology Mapping for Reliability Enhancement in Logic Synthesis
Technology Mapping for Reliability Enhancement in Logic Synthesis Zhaojun Wo and Israel Koren Department of Electrical and Computer Engineering University of Massachusetts,Amherst,MA 01003 E-mail: {zwo,koren}@ecs.umass.edu
More informationP. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions
P. R. Nelson 1 ECE418 - VLSI Midterm Exam Solutions 1. (8 points) Draw the cross-section view for A-A. The cross-section view is as shown below.. ( points) Can you tell which of the metal1 regions is the
More information6.012 Electronic Devices and Circuits
Page 1 of 12 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits FINAL EXAMINATION Open book. Notes: 1. Unless
More informationCircuit Analysis. by John M. Santiago, Jr., PhD FOR. Professor of Electrical and Systems Engineering, Colonel (Ret) USAF. A Wiley Brand FOR-
Circuit Analysis FOR A Wiley Brand by John M. Santiago, Jr., PhD Professor of Electrical and Systems Engineering, Colonel (Ret) USAF FOR- A Wiley Brand Table of Contents. ' : '" '! " ' ' '... ',. 1 Introduction
More informationLecture 3: Transistor as an thermonic switch
Lecture 3: Transistor as an thermonic switch 2016-01-21 Lecture 3, High Speed Devices 2016 1 Lecture 3: Transistors as an thermionic switch Reading Guide: 54-57 in Jena Transistor metrics Reservoir equilibrium
More informationVidyalankar S.E. Sem. III [EXTC] Analog Electronics - I Prelim Question Paper Solution
. (a) S.E. Sem. [EXTC] Analog Electronics - Prelim Question Paper Solution Comparison between BJT and JFET BJT JFET ) BJT is a bipolar device, both majority JFET is an unipolar device, electron and minority
More informationU1 is zero based because its noninverting terminal is connected to circuit common. Therefore, the circuit reference voltage is 0 V.
When you have completed this exercise, you will be able to operate a zener-clamped op amp comparator circuit using dc and ac voltages. You will verify your results with an oscilloscope. U1 is zero based
More informationBasic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati
Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati Module: 2 Bipolar Junction Transistors Lecture-4 Biasing
More informationEE 240B Spring Advanced Analog Integrated Circuits Lecture 2: MOS Transistor Models. Elad Alon Dept. of EECS
EE 240B Spring 2018 Advanced Analog Integrated Circuits Lecture 2: MOS Transistor Models Elad Alon Dept. of EECS Square Law Model? Assumptions made to come up with this model: Charge density determined
More informationEE 330 Lecture 20. Bipolar Device Modeling
330 Lecture 20 ipolar Device Modeling xam 2 Friday March 9 xam 3 Friday April 13 Review from Last Lecture ipolar Transistors npn stack pnp stack ipolar Devices Show asic Symmetry lectrical Properties not
More informationCMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor
CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1
More information1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012
/3/ 9 January 0 Study the linear model of MOS transistor around an operating point." MOS in saturation: V GS >V th and V S >V GS -V th " VGS vi - I d = I i d VS I d = µ n ( L V V γ Φ V Φ GS th0 F SB F
More informationECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION
ECE-343 Test 2: Mar 21, 2012 6:00-8:00, Closed Book Name : SOLUTION 1. (25 pts) (a) Draw a circuit diagram for a differential amplifier designed under the following constraints: Use only BJTs. (You may
More informationMOS Transistor Properties Review
MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO
More information6.012 Electronic Devices and Circuits
Page 1 of 10 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits Exam No. 2 Thursday, November 5, 2009 7:30 to
More informationBJT - Mode of Operations
JT - Mode of Operations JTs can be modeled by two back-to-back diodes. N+ P N- N+ JTs are operated in four modes. HO #6: LN 251 - JT M Models Page 1 1) Forward active / normal junction forward biased junction
More informationFig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)
1 Introduction to Transistor-Level Logic Circuits 1 By Prawat Nagvajara At the transistor level of logic circuits, transistors operate as switches with the logic variables controlling the open or closed
More informationAt point G V = = = = = = RB B B. IN RB f
Common Emitter At point G CE RC 0. 4 12 0. 4 116. I C RC 116. R 1k C 116. ma I IC 116. ma β 100 F 116µ A I R ( 116µ A)( 20kΩ) 2. 3 R + 2. 3 + 0. 7 30. IN R f Gain in Constant Current Region I I I C F
More informationLecture 35 - Bipolar Junction Transistor (cont.) November 27, Current-voltage characteristics of ideal BJT (cont.)
6.720J/3.43J - Integrated Microelectronic Devices - Fall 2002 Lecture 35-1 Lecture 35 - Bipolar Junction Transistor (cont.) November 27, 2002 Contents: 1. Current-voltage characteristics of ideal BJT (cont.)
More informationECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN
ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN CMOS PROCESS CHARACTERIZATION VISHAL SAXENA VSAXENA@UIDAHO.EDU Vishal Saxena DESIGN PARAMETERS Analog circuit designers care about: Open-loop Gain: g m r o
More informationL4970A 10A SWITCHING REGULATOR
L4970A 10A SWITCHING REGULATOR 10A OUTPUT CURRENT.1 TO 40 OUTPUT OLTAGE RANGE 0 TO 90 DUTY CYCLE RANGE INTERNAL FEED-FORWARD LINE REGULA- TION INTERNAL CURRENT LIMITING PRECISE.1 ± 2 ON CHIP REFERENCE
More informationELEC 3908, Physical Electronics, Lecture 18. The Early Effect, Breakdown and Self-Heating
ELEC 3908, Physical Electronics, Lecture 18 The Early Effect, Breakdown and Self-Heating Lecture Outline Previous 2 lectures analyzed fundamental static (dc) carrier transport in the bipolar transistor
More informationCHAPTER 7 - CD COMPANION
Chapter 7 - CD companion 1 CHAPTER 7 - CD COMPANION CD-7.2 Biasing of Single-Stage Amplifiers This companion section to the text contains detailed treatments of biasing circuits for both bipolar and field-effect
More informationEEC 118 Lecture #5: CMOS Inverter AC Characteristics. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 8 Lecture #5: CMOS Inverter AC Characteristics Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Acknowledgments Slides due to Rajit Manohar from ECE 547 Advanced
More informationECE-342 Test 2 Solutions, Nov 4, :00-8:00pm, Closed Book (one page of notes allowed)
ECE-342 Test 2 Solutions, Nov 4, 2008 6:00-8:00pm, Closed Book (one page of notes allowed) Please use the following physical constants in your calculations: Boltzmann s Constant: Electron Charge: Free
More informationID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom
ID # NAME EE-255 EXAM 3 April 7, 1998 Instructor (circle one) Ogborn Lundstrom This exam consists of 20 multiple choice questions. Record all answers on this page, but you must turn in the entire exam.
More informationBipolar Transistor WS 2011
Institut für Integrierte Systeme Integrated Systems Laboratory Bipolar Transistor WS 2011 1 Introduction In this exercise we want to simulate the IV characteristics of a bipolar transistor and draw the
More informationDC Biasing. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15-Mar / 59
Contents Three States of Operation BJT DC Analysis Fixed-Bias Circuit Emitter-Stabilized Bias Circuit Voltage Divider Bias Circuit DC Bias with Voltage Feedback Various Dierent Bias Circuits pnp Transistors
More informationELECTRICAL THEORY. Ideal Basic Circuit Element
ELECTRICAL THEORY PROF. SIRIPONG POTISUK ELEC 106 Ideal Basic Circuit Element Has only two terminals which are points of connection to other circuit components Can be described mathematically in terms
More information