EE 330 Lecture 20. Bipolar Device Modeling

Size: px
Start display at page:

Download "EE 330 Lecture 20. Bipolar Device Modeling"

Transcription

1 330 Lecture 20 ipolar Device Modeling

2 xam 2 Friday March 9 xam 3 Friday April 13

3 Review from Last Lecture ipolar Transistors npn stack pnp stack ipolar Devices Show asic Symmetry lectrical Properties not Symmetric Designation of and critical npn transistor pnp transistor With proper doping and device sizing these form ipolar Transistors

4 Size and thickness of base region and relative doping levels will play key role in percent of minority carriers injected into base contributing to collector current Review from Last Lecture ipolar Operation onsider npn transistor Forward Active Operation npn stack F 1 So, what will happen? F 2 Some will recombine with holes and contribute to base current and some will be attracted across junction and contribute to collector

5 Review from Last Lecture ipolar Operation onsider npn transistor Forward Active Operation β is typically very large α 1 defn 1 often 50<β<999

6 Review from Last Lecture ipolar Operation onsider npn transistor Forward Active Operation β is typically very large ipolar transistor can be thought of a current amplifier with a large current gain n contrast, MOS transistor is inherently a tramsconductance amplifier urrent flow in base is governed by the diode equation ollector current thus varies exponentially with ~ S e ~ S e t t

7 Review from Last Lecture ipolar Operation onsider npn transistor Forward Active Operation β is typically very large ollector current thus varies exponentially with ~ S e t This exponential relationship (in contrast to the square-law relationship for the MOSFT) provides a very large gain for the JT and this property is very useful for many applications!!

8 Review from Last Lecture Simple dc model npn transistor Forward Active Operation t ~ S e ~ S kt q e t t J J t kt q S S A β A e e t t J S is termed the saturation current density Process Parameters : J S,β Design Parameters: A nvironmental parameters and physical constants: k,t,q At room temperature, t is around 26m J S very small around.25fa/u 2

9 Review from Last Lecture Simple dc model npn transistor Forward Active Operation Output haracteristics d or ds J S A e t

10 Review from Last Lecture Simple dc model Typical Output haracteristics Saturation Forward Active d 150 or ds utoff Forward Active region of JT is analogous to Saturation region of MOSFT Saturation region of JT is analogous to Triode region of MOSFT

11 etter Model of Output haracteristics or

12 JT and MOSFT omparison D or GS DS Same general characteristics Spacings a bit different (xponetial vs square law) Slope steeper for small compared to DS

13 etter Model of Output haracteristics or With scaled axis, transition in saturation very steep

14 JT and MOSFT omparison D or GS DS Same general characteristics Spacings a bit different (xponetial vs square law) Slope steeper for small compared to DS

15 Simple dc model Typical Output haracteristics d 150 or ds Projections of these tangential lines all intercept the axis at the same place and this is termed the arly voltage, AF (actually AF is intercept) Typical values of AF are in the 100 range an multiply expression for by term 1+ AF to account for slope

16 Simple dc model mproved Model d or ds JA S = =J A e S t e t 1+ AF alid only in Forward Active Region

17 Simple JT dc model Typical Output haracteristics or

18 Simple JT dc model Typical Output haracteristics Saturation Forward Active or utoff

19 Simple JT dc model Typical Output haracteristics D Saturation Forward Active or Triode Saturation GS utoff utoff DS Forward Active region of JT is analogous to Saturation region of MOSFT Saturation region of JT is analogous to Triode region of MOSFT

20 mproved dc model d or t kt q ds J A S t t e 1 J A 1 S e F J t SA t J 1 1 SA e e R alid in All regions of operation AF effects can be added Not mathematically easy to work with Note dependent variables changes Termed bers-moll model Reduces to previous model in FA region

21 mproved dc model Forward Active ncreasing (or ) ncreasing (or ) t kt q Reverse Active J A S t t e 1 J A 1 S e F J t SA t J 1 1 SA e e R alid in All regions of operation AF effects can be added Not mathematically easy to work with Note dependent variables changes Termed bers-moll model Reduces to previous model in FA region

22 Simplified Multi-Region Model bers-moll Model SAT Simplified Multi-Region Model Observe around 0.2 when saturated around 0.6 when saturated n most applications, exact and voltage in saturation not critical Simplified model in saturation: =0.7 =0.2 Saturation

23 Simplified Multi-Region Model J S A JSA β e e t 1 t AF Forward Active t kt q =0.7 =0.2 Saturation = =0 utoff

24 Simplified Multi-Region Model J S A JSA β e e t 1 t AF >0.4 <0 Forward Active t kt q =0.7 =0.2 <β Saturation = =0 <0 <0 utoff A small portion of the operating region is missed with this model but seldom operate in the missing region

25 Simplified Multi-Region Model Alternate equivalent model β JSA β 1 e t AF >0.4 <0 Forward Active t kt q =0.7 =0.2 <β Saturation = =0 <0 <0 utoff A small portion of the operating region is missed with this model but seldom operate in the missing region

26 Further Simplified Multi-Region dc Model Forward Active β β 0.6 β Adequate when it makes little difference whether =0.6 or =0.7

27 Simplified Multi-Region dc Model Forward Active β 0.6 β Mathematically =0.6 =β Or, if want to show slope in - characteristics =0.6 =β (1+ / AF ) 0.6 β R DS R DS = β AF Q R DS highly nonlinear

28 Further Simplified Multi-Region dc Model quivalent Further Simplified Multi-Region Model β 0.6 t kt q >0.4 <0 Forward Active =0.7 =0.2 <β Saturation = =0 <0 <0 utoff A small portion of the operating region is missed with this model but seldom operate in the missing region

29 onditions for Regions of Operation in Multi-Region Model >0.4 <0 Forward Active <β Saturation <0 <0 utoff Note: One condition is on dependent variables! Observe that in saturation, <β an t condition on independent variables in saturation because they are fixed in the model

30 Regions of Operation in ndependent Parameter Domain used n multi-region models Saturation Forward Active utoff Reverse Active Seldom operate in regions excluded in this picture

31 xcessive Power Dissipation if either junction has large forward bias Saturation Melt Down!! Forward Active Saturation utoff Reverse Active

32 Safe regions of operation Simplified Forward Saturation Saturation Melt Down!! Forward Active Saturation utoff Reverse Active

33 Simplified Forward Saturation Saturation Melt Down!! Forward Active Saturation utoff Reverse Active Actually cutoff, forward active, and reverse active regions can be extended modestly as shown and multi-region models still are quite good

34 Sufficient regions of operation for most applications Simplified Forward Saturation Saturation Forward Active utoff Reverse Active

35 xample: Determine and OUT K 4K OUT A =100u 2 J =10 s β 100 A/μ -16 2

36 xample: Determine and OUT 500K 12 4K Solution: 1. Guess Forward Active Region 2. Solve ircuit with Guess 12 OUT A =100u 2 J =10 s β 100 A/μ K 500K OUT OUT K mA 500K 12 4K 2.88 OUT 3. erify FA Region erify Passes so solution is valid 2.28mA OUT 2.88 >0.4 and <0

37 xample: Determine and OUT, 12 50K 4K OUT A =100u 2 J =10 s β 100 A/μ -16 2

38 50K xample: Determine and OUT. 12 4K Solution: 1. Guess Forward Active Region 2. Solve ircuit with Guess 12 50K 4K OUT A =100u 2 OUT OUT J =10 s β 100 A/μ K mA 50K 12 4K 79.2 OUT 3. erify FA Region >0.4 and < erify Fails so solution is not valid

39 50K xample: Determine and OUT 12 4K Solution: 4. Guess Saturation 5. Solve ircuit with Guess 12 OUT A =100u 2 50K OUT K OUT J =10 s β 100 A/μ OUT A 50K mA 4K erify SAT Region <β A 22.8mA 2.95mA 2.95mA 22.8mA erify Passes so solution is valid 2.95mA 0.2 OUT

40 xample: Determine and OUT. Assume is large and N is very small K 4K OUT A =100u 2 N J =10 s β 100 A/μ -16 2

41 xample: Determine and OUT. Assume is large and N is very small. 12 Solution: N 500K 4K OUT A =100u 2 J =10 s β 100 A/μ Assume N =0, then no current flows through so circuit is identical to circuit of previous-previous example so 2.28mA 2.88 OUT Note: Since N is coupled directly to base, will amplify N if it is a small time varying signal and gain will be very large

42 nd of Lecture 20

Lecture 18 - The Bipolar Junction Transistor (II) Regimes of Operation April 19, 2001

Lecture 18 - The Bipolar Junction Transistor (II) Regimes of Operation April 19, 2001 6.012 - Microelectronic Devices and ircuits - Spring 2001 Lecture 18-1 Lecture 18 - The ipolar Junction Transistor (II) Regimes of Operation April 19, 2001 ontents: 1. Regimes of operation. 2. Large-signal

More information

Lecture 18 - The Bipolar Junction Transistor (II) Regimes of Operation. November 10, 2005

Lecture 18 - The Bipolar Junction Transistor (II) Regimes of Operation. November 10, 2005 6.012 - Microelectronic Devices and ircuits - Fall 2005 Lecture 18-1 Lecture 18 - The ipolar Junction Transistor (II) ontents: 1. Regimes of operation. Regimes of Operation November 10, 2005 2. Large-signal

More information

Chapter 9 Bipolar Junction Transistor

Chapter 9 Bipolar Junction Transistor hapter 9 ipolar Junction Transistor hapter 9 - JT ipolar Junction Transistor JT haracteristics NPN, PNP JT D iasing ollector haracteristic and Load Line ipolar Junction Transistor (JT) JT is a three-terminal

More information

BJT - Mode of Operations

BJT - Mode of Operations JT - Mode of Operations JTs can be modeled by two back-to-back diodes. N+ P N- N+ JTs are operated in four modes. HO #6: LN 251 - JT M Models Page 1 1) Forward active / normal junction forward biased junction

More information

Electronic Circuits. Transistor Bias Circuits. Manar Mohaisen Office: F208 Department of EECE

Electronic Circuits. Transistor Bias Circuits. Manar Mohaisen Office: F208   Department of EECE lectronic ircuits Transistor Bias ircuits Manar Mohaisen Office: F208 mail: manar.subhi@kut.ac.kr Department of Review of the Precedent Lecture Bipolar Junction Transistor (BJT) BJT haracteristics and

More information

Transistors. Lesson #9 Chapter 4. BME 372 Electronics I J.Schesser

Transistors. Lesson #9 Chapter 4. BME 372 Electronics I J.Schesser Transistors Lesson #9 hapter 4 252 JT egions of Operation 7.03 6.03 5.03 4.03 3.03 2.03 1.03 0.00 Saturation Active i amps i =50 ma 40 ma 30 ma 20 ma 10 ma 0 ma 0 1 2 3 4 5 6 7 8 9 10 v volts utoff There

More information

Forward-Active Terminal Currents

Forward-Active Terminal Currents Forward-Active Terminal Currents Collector current: (electron diffusion current density) x (emitter area) diff J n AE qd n n po A E V E V th ------------------------------ e W (why minus sign? is by def.

More information

EE 330 Lecture 22. Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits

EE 330 Lecture 22. Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits EE 330 Lecture 22 Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits Exam 2 Friday March 9 Exam 3 Friday April 13 Review Session for Exam 2: 6:00

More information

EE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR

EE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR EE 23 Lecture 3 THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR Quiz 3 Determine I X. Assume W=u, L=2u, V T =V, uc OX = - 4 A/V 2, λ= And the number is? 3 8 5 2? 6 4 9 7 Quiz 3

More information

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices Electronic Circuits 1 Transistor Devices Contents BJT and FET Characteristics Operations 1 What is a transistor? Three-terminal device whose voltage-current relationship is controlled by a third voltage

More information

Chapter 10 Instructor Notes

Chapter 10 Instructor Notes G. izzoni, Principles and Applications of lectrical ngineering Problem solutions, hapter 10 hapter 10 nstructor Notes hapter 10 introduces bipolar junction transistors. The material on transistors has

More information

EE105 - Fall 2006 Microelectronic Devices and Circuits

EE105 - Fall 2006 Microelectronic Devices and Circuits EE105 - Fall 2006 Microelectronic Devices and Circuits Prof. Jan M. Rabaey (jan@eecs) Lecture 21: Bipolar Junction Transistor Administrative Midterm Th 6:30-8pm in Sibley Auditorium Covering everything

More information

ELEC 3908, Physical Electronics, Lecture 17. Bipolar Transistor Injection Models

ELEC 3908, Physical Electronics, Lecture 17. Bipolar Transistor Injection Models LC 3908, Physical lectronics, Lecture 17 Bipolar Transistor njection Models Lecture Outline Last lecture looked at qualitative operation of the BJT, now want to develop a quantitative model to predict

More information

Bipolar Junction Transistors: Solving Ebers-Moll Problems

Bipolar Junction Transistors: Solving Ebers-Moll Problems C 305: Fall 016 ipolar Junction Transistors: Solving bers-moll Problems Professor Peter ermel lectrical and Computer ngineering Purdue University, West Lafayette, N USA pbermel@purdue.edu Pierret, Semiconductor

More information

Spring Semester 2012 Final Exam

Spring Semester 2012 Final Exam Spring Semester 2012 Final Exam Note: Show your work, underline results, and always show units. Official exam time: 2.0 hours; an extension of at least 1.0 hour will be granted to anyone. Materials parameters

More information

Lecture 17. The Bipolar Junction Transistor (II) Regimes of Operation. Outline

Lecture 17. The Bipolar Junction Transistor (II) Regimes of Operation. Outline Lecture 17 The Bipolar Junction Transistor (II) Regimes of Operation Outline Regimes of operation Large-signal equivalent circuit model Output characteristics Reading Assignment: Howe and Sodini; Chapter

More information

ECE-305: Spring 2018 Final Exam Review

ECE-305: Spring 2018 Final Exam Review C-305: Spring 2018 Final xam Review Pierret, Semiconductor Device Fundamentals (SDF) Chapters 10 and 11 (pp. 371-385, 389-403) Professor Peter Bermel lectrical and Computer ngineering Purdue University,

More information

figure shows a pnp transistor biased to operate in the active mode

figure shows a pnp transistor biased to operate in the active mode Lecture 10b EE-215 Electronic Devices and Circuits Asst Prof Muhammad Anis Chaudhary BJT: Device Structure and Physical Operation The pnp Transistor figure shows a pnp transistor biased to operate in the

More information

Lecture 35 - Bipolar Junction Transistor (cont.) November 27, Current-voltage characteristics of ideal BJT (cont.)

Lecture 35 - Bipolar Junction Transistor (cont.) November 27, Current-voltage characteristics of ideal BJT (cont.) 6.720J/3.43J - Integrated Microelectronic Devices - Fall 2002 Lecture 35-1 Lecture 35 - Bipolar Junction Transistor (cont.) November 27, 2002 Contents: 1. Current-voltage characteristics of ideal BJT (cont.)

More information

EE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET

EE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET EE 230 Lecture 33 Nonlinear Circuits and Nonlinear Devices Diode BJT MOSFET Review from Last Time: n-channel MOSFET Source Gate L Drain W L EFF Poly Gate oxide n-active p-sub depletion region (electrically

More information

The Devices. Jan M. Rabaey

The Devices. Jan M. Rabaey The Devices Jan M. Rabaey Goal of this chapter Present intuitive understanding of device operation Introduction of basic device equations Introduction of models for manual analysis Introduction of models

More information

Introduction to Transistors. Semiconductors Diodes Transistors

Introduction to Transistors. Semiconductors Diodes Transistors Introduction to Transistors Semiconductors Diodes Transistors 1 Semiconductors Typical semiconductors, like silicon and germanium, have four valence electrons which form atomic bonds with neighboring atoms

More information

Memories Bipolar Transistors

Memories Bipolar Transistors Technische Universität Graz nstitute of Solid State Physics Memories Bipolar Transistors Technische Universität Graz nstitute of Solid State Physics Exams February 5 March 7 April 18 June 27 Exam Four

More information

ELEC 3908, Physical Electronics, Lecture 18. The Early Effect, Breakdown and Self-Heating

ELEC 3908, Physical Electronics, Lecture 18. The Early Effect, Breakdown and Self-Heating ELEC 3908, Physical Electronics, Lecture 18 The Early Effect, Breakdown and Self-Heating Lecture Outline Previous 2 lectures analyzed fundamental static (dc) carrier transport in the bipolar transistor

More information

Bipolar Junction Transistor (BJT) - Introduction

Bipolar Junction Transistor (BJT) - Introduction Bipolar Junction Transistor (BJT) - Introduction It was found in 1948 at the Bell Telephone Laboratories. It is a three terminal device and has three semiconductor regions. It can be used in signal amplification

More information

Digital Integrated CircuitDesign

Digital Integrated CircuitDesign Digital Integrated CircuitDesign Lecture 5a Bipolar Transistor Dep. Region Neutral Base n(0) b B C n b0 P C0 P e0 P C xn 0 xp 0 x n(w) b W B Adib Abrishamifar EE Department IUST Contents Bipolar Transistor

More information

Lecture 27: Introduction to Bipolar Transistors

Lecture 27: Introduction to Bipolar Transistors NCN www.nanohub.org ECE606: Solid State Devices Lecture 27: Introduction to ipolar Transistors Muhammad Ashraful Alam alam@purdue.edu Alam ECE 606 S09 1 ackground E C E C ase! Point contact Germanium transistor

More information

Institute of Solid State Physics. Technische Universität Graz. Exam. Feb 2, 10:00-11:00 P2

Institute of Solid State Physics. Technische Universität Graz. Exam. Feb 2, 10:00-11:00 P2 Technische Universität Graz nstitute of Solid State Physics Exam Feb 2, 10:00-11:00 P2 Exam Four questions, two from the online list. Calculator is ok. No notes. Explain some concept: (tunnel contact,

More information

At point G V = = = = = = RB B B. IN RB f

At point G V = = = = = = RB B B. IN RB f Common Emitter At point G CE RC 0. 4 12 0. 4 116. I C RC 116. R 1k C 116. ma I IC 116. ma β 100 F 116µ A I R ( 116µ A)( 20kΩ) 2. 3 R + 2. 3 + 0. 7 30. IN R f Gain in Constant Current Region I I I C F

More information

Lecture 010 ECE4430 Review I (12/29/01) Page 010-1

Lecture 010 ECE4430 Review I (12/29/01) Page 010-1 Lecture 010 4430 Review I (12/29/01) Page 0101 LTUR 010 4430 RVIW I (RAIN: HLM hap. 1) Objective The objective of this presentation is: 1.) Identify the prerequisite material as taught in 4430 2.) Insure

More information

Device Physics: The Bipolar Transistor

Device Physics: The Bipolar Transistor Monolithic Amplifier Circuits: Device Physics: The Bipolar Transistor Chapter 4 Jón Tómas Guðmundsson tumi@hi.is 2. Week Fall 2010 1 Introduction In analog design the transistors are not simply switches

More information

Lecture 16 - The pn Junction Diode (II) Equivalent Circuit Model. April 8, 2003

Lecture 16 - The pn Junction Diode (II) Equivalent Circuit Model. April 8, 2003 6.012 - Microelectronic Devices and Circuits - Spring 2003 Lecture 16-1 Lecture 16 - The pn Junction Diode (II) Equivalent Circuit Model April 8, 2003 Contents: 1. I-V characteristics (cont.) 2. Small-signal

More information

L03: pn Junctions, Diodes

L03: pn Junctions, Diodes 8/30/2012 Page 1 of 5 Reference:C:\Users\Bernhard Boser\Documents\Files\Lib\MathCAD\Default\defaults.mcd L03: pn Junctions, Diodes Intrinsic Si Q: What are n, p? Q: Is the Si charged? Q: How could we make

More information

Recitation 17: BJT-Basic Operation in FAR

Recitation 17: BJT-Basic Operation in FAR Recitation 17: BJT-Basic Operation in FAR BJT stands for Bipolar Junction Transistor 1. Can be thought of as two p-n junctions back to back, you can have pnp or npn. In analogy to MOSFET small current

More information

Current mechanisms Exam January 27, 2012

Current mechanisms Exam January 27, 2012 Current mechanisms Exam January 27, 2012 There are four mechanisms that typically cause currents to flow: thermionic emission, diffusion, drift, and tunneling. Explain briefly which kind of current mechanisms

More information

GEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering

GEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering NAME: GEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering ECE 4430 First Exam Closed Book and Notes Fall 2002 September 27, 2002 General Instructions: 1. Write on one side of

More information

4.4 The MOSFET as an Amp and Switch

4.4 The MOSFET as an Amp and Switch 10/31/004 section 4_4 The MSFET as an Amp and Switch blank 1/1 44 The MSFET as an Amp and Switch Reading Assignment: pp 70-80 Now we know how an enhancement MSFET works! Q: A: 1 H: The MSFET as an Amp

More information

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 105: Microelectronic Devices and Circuits Spring 2008 MIDTERM EXAMINATION #1 Time

More information

assess the biasing requirements for transistor amplifiers

assess the biasing requirements for transistor amplifiers 1 INTODUTION In this lesson we examine the properties of the bipolar junction transistor (JT) amd its typical practical characteristics. We then go on to devise circuits in which we can take best advantage

More information

Lecture 17 - The Bipolar Junction Transistor (I) Forward Active Regime. April 10, 2003

Lecture 17 - The Bipolar Junction Transistor (I) Forward Active Regime. April 10, 2003 6.012 - Microelectronic Devices and Circuits - Spring 2003 Lecture 17-1 Lecture 17 - The Bipolar Junction Transistor (I) Contents: Forward Active Regime April 10, 2003 1. BJT: structure and basic operation

More information

6.012 Electronic Devices and Circuits

6.012 Electronic Devices and Circuits Page 1 of 1 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.12 Electronic Devices and Circuits Exam No. 1 Wednesday, October 7, 29 7:3 to 9:3

More information

EE 330 Lecture 31. Basic amplifier architectures. Common Emitter/Source Common Collector/Drain Common Base/Gate

EE 330 Lecture 31. Basic amplifier architectures. Common Emitter/Source Common Collector/Drain Common Base/Gate 33 Lecture 3 asic aplifier architectures oon itter/source oon ollector/drain oon ase/gate eview fro arlier Lecture Two-port representation of aplifiers plifiers can be odeled as a two-port y 2 2 y y 22

More information

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2

More information

Bipolar junction transistor operation and modeling

Bipolar junction transistor operation and modeling 6.01 - Electronic Devices and Circuits Lecture 8 - Bipolar Junction Transistor Basics - Outline Announcements Handout - Lecture Outline and Summary; Old eam 1's on Stellar First Hour Eam - Oct. 8, 7:30-9:30

More information

Transistor amplifiers: Biasing and Small Signal Model

Transistor amplifiers: Biasing and Small Signal Model Transistor amplifiers: iasing and Small Signal Model Transistor amplifiers utilizing JT or FT are similar in design and analysis. Accordingly we will discuss JT amplifiers thoroughly. Then, similar FT

More information

V. Transistors. 3.1 III. Bipolar-Junction (BJT) Transistors

V. Transistors. 3.1 III. Bipolar-Junction (BJT) Transistors V. Transistors 3.1 III. Bipolar-Junction (BJT) Transistors A bipolar junction transistor is formed by joining three sections of semiconductors with alternatiely different dopings. The middle section (base)

More information

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET: Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I- curve (Square-Law Model)

More information

W - DIA. (4 TYP.) AE AG AH AJ R

W - DIA. (4 TYP.) AE AG AH AJ R M6HA-2A Powerex, Inc., 173 Pavilion Lane, Youngwood, Pennsylvania 15697 (72) 925-7272 www.pwrx.com Single IGBT A-Series Module 6 Amperes/12 Volts H G F D K J W - DIA. ( TYP.) AF A AG Y X Y Z G AA K B A

More information

Lecture 12: MOS Capacitors, transistors. Context

Lecture 12: MOS Capacitors, transistors. Context Lecture 12: MOS Capacitors, transistors Context In the last lecture, we discussed PN diodes, and the depletion layer into semiconductor surfaces. Small signal models In this lecture, we will apply those

More information

EE 330 Lecture 30. Basic amplifier architectures

EE 330 Lecture 30. Basic amplifier architectures 33 Lecture 3 asic aplifier architectures asic plifier Structures MOS and ipolar Transistors oth have 3 priary terinals MOS transistor has a fourth terinal that is generally considered a parasitic D terinal

More information

6.012 Electronic Devices and Circuits

6.012 Electronic Devices and Circuits Page 1 of 12 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits FINAL EXAMINATION Open book. Notes: 1. Unless

More information

Chapter 13 Bipolar Junction Transistors

Chapter 13 Bipolar Junction Transistors Chapter 3 ipolar Junction Transistors Goal. ipolar Junction Transistor Operation in amplifier circuits. 2. Load-line Analysis & Nonlinear Distortion. 3. Large-signal equialent circuits to analyze JT circuits.

More information

Electronic Circuits. Bipolar Junction Transistors. Manar Mohaisen Office: F208 Department of EECE

Electronic Circuits. Bipolar Junction Transistors. Manar Mohaisen Office: F208   Department of EECE Electronic Circuits Bipolar Junction Transistors Manar Mohaisen Office: F208 Email: manar.subhi@kut.ac.kr Department of EECE Review of Precedent Class Explain the Operation of the Zener Diode Explain Applications

More information

(Refer Slide Time: 03:41)

(Refer Slide Time: 03:41) Solid State Devices Dr. S. Karmalkar Department of Electronics and Communication Engineering Indian Institute of Technology, Madras Lecture - 25 PN Junction (Contd ) This is the 25th lecture of this course

More information

Long Channel MOS Transistors

Long Channel MOS Transistors Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended to Metal-Oxide-Semiconductor Field-Effect transistors (MOSFET) by considering the following structure:

More information

ECE 305 Fall Final Exam (Exam 5) Wednesday, December 13, 2017

ECE 305 Fall Final Exam (Exam 5) Wednesday, December 13, 2017 NAME: PUID: ECE 305 Fall 017 Final Exam (Exam 5) Wednesday, December 13, 017 This is a closed book exam. You may use a calculator and the formula sheet at the end of this exam. Following the ECE policy,

More information

EE 330 Lecture 13. Devices in Semiconductor Processes. Diodes

EE 330 Lecture 13. Devices in Semiconductor Processes. Diodes EE 330 Lecture 13 evices in Semiconductor Processes iodes Exam 1 Friday Sept 22 Students may bring 1 page of notes Next weeks HW assignment due on Wed Sept 20 at beginning of class No 5:00 p.m extension

More information

EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation EEC 118 Lecture #2: MOSFET Structure and Basic Operation Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Announcements Lab 1 this week, report due next week Bring

More information

CHAPTER 13. Solutions for Exercises

CHAPTER 13. Solutions for Exercises HPT 3 Solutions for xercises 3. The emitter current is gien by the Shockley equation: i S exp VT For operation with i, we hae exp >> S >>, and we can write VT i S exp VT Soling for, we hae 3.2 i 2 0 26ln

More information

This is the 15th lecture of this course in which we begin a new topic, Excess Carriers. This topic will be covered in two lectures.

This is the 15th lecture of this course in which we begin a new topic, Excess Carriers. This topic will be covered in two lectures. Solid State Devices Dr. S. Karmalkar Department of Electronics and Communication Engineering Indian Institute of Technology, Madras Lecture - 15 Excess Carriers This is the 15th lecture of this course

More information

6.012 Electronic Devices and Circuits Spring 2005

6.012 Electronic Devices and Circuits Spring 2005 6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) -OPEN BOOK- Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):

More information

ECE-342 Test 2 Solutions, Nov 4, :00-8:00pm, Closed Book (one page of notes allowed)

ECE-342 Test 2 Solutions, Nov 4, :00-8:00pm, Closed Book (one page of notes allowed) ECE-342 Test 2 Solutions, Nov 4, 2008 6:00-8:00pm, Closed Book (one page of notes allowed) Please use the following physical constants in your calculations: Boltzmann s Constant: Electron Charge: Free

More information

Homework Assignment No. 1 - Solutions

Homework Assignment No. 1 - Solutions Homework Assignment o. 1 - Solutions Problem P1.7 This question is as easy as it looks, no tricks here. a. The delay from a to b is simply the delay of an inverter times the number of inverters which would

More information

Lecture 17 The Bipolar Junction Transistor (I) Forward Active Regime

Lecture 17 The Bipolar Junction Transistor (I) Forward Active Regime Lecture 17 The Bipolar Junction Transistor (I) Forward Active Regime Outline The Bipolar Junction Transistor (BJT): structure and basic operation I V characteristics in forward active regime Reading Assignment:

More information

Lecture 15 - The pn Junction Diode (I) I-V Characteristics. November 1, 2005

Lecture 15 - The pn Junction Diode (I) I-V Characteristics. November 1, 2005 6.012 - Microelectronic Devices and Circuits - Fall 2005 Lecture 15-1 Lecture 15 - The pn Junction Diode (I) I-V Characteristics November 1, 2005 Contents: 1. pn junction under bias 2. I-V characteristics

More information

n N D n p = n i p N A

n N D n p = n i p N A Summary of electron and hole concentration in semiconductors Intrinsic semiconductor: E G n kt i = pi = N e 2 0 Donor-doped semiconductor: n N D where N D is the concentration of donor impurity Acceptor-doped

More information

Electronic Circuits for Mechatronics ELCT 609 Lecture 2: PN Junctions (1)

Electronic Circuits for Mechatronics ELCT 609 Lecture 2: PN Junctions (1) Electronic Circuits for Mechatronics ELCT 609 Lecture 2: PN Junctions (1) Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 Electronic (Semiconductor) Devices P-N Junctions (Diodes): Physical

More information

Chapter 13 Small-Signal Modeling and Linear Amplification

Chapter 13 Small-Signal Modeling and Linear Amplification Chapter 13 Small-Signal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 13-1 Chapter Goals Understanding of concepts related to: Transistors

More information

Biasing the CE Amplifier

Biasing the CE Amplifier Biasing the CE Amplifier Graphical approach: plot I C as a function of the DC base-emitter voltage (note: normally plot vs. base current, so we must return to Ebers-Moll): I C I S e V BE V th I S e V th

More information

Mod. Sim. Dyn. Sys. Amplifiers page 1

Mod. Sim. Dyn. Sys. Amplifiers page 1 AMPLIFIERS A circuit containing only capacitors, amplifiers (transistors) and resistors may resonate. A circuit containing only capacitors and resistors may not. Why does amplification permit resonance

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 5: January 25, 2018 MOS Operating Regions, pt. 1 Lecture Outline! 3 Regions of operation for MOSFET " Subthreshold " Linear " Saturation!

More information

MOS Transistor I-V Characteristics and Parasitics

MOS Transistor I-V Characteristics and Parasitics ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes

More information

Chapter 2 - DC Biasing - BJTs

Chapter 2 - DC Biasing - BJTs Objectives Chapter 2 - DC Biasing - BJTs To Understand: Concept of Operating point and stability Analyzing Various biasing circuits and their comparison with respect to stability BJT A Review Invented

More information

ELECTRONICS IA 2017 SCHEME

ELECTRONICS IA 2017 SCHEME ELECTRONICS IA 2017 SCHEME CONTENTS 1 [ 5 marks ]...4 2...5 a. [ 2 marks ]...5 b. [ 2 marks ]...5 c. [ 5 marks ]...5 d. [ 2 marks ]...5 3...6 a. [ 3 marks ]...6 b. [ 3 marks ]...6 4 [ 7 marks ]...7 5...8

More information

Mod. Sim. Dyn. Sys. Amplifiers page 1

Mod. Sim. Dyn. Sys. Amplifiers page 1 AMPLIFIERS A circuit containing only capacitors, amplifiers (transistors) and resistors may resonate. A circuit containing only capacitors and resistors may not. Why does amplification permit resonance

More information

Chapter 2. - DC Biasing - BJTs

Chapter 2. - DC Biasing - BJTs Chapter 2. - DC Biasing - BJTs Objectives To Understand : Concept of Operating point and stability Analyzing Various biasing circuits and their comparison with respect to stability BJT A Review Invented

More information

Section 5.4 BJT Circuits at DC

Section 5.4 BJT Circuits at DC 12/3/2004 section 5_4 JT Circuits at DC 1/1 Section 5.4 JT Circuits at DC Reading Assignment: pp. 421-436 To analyze a JT circuit, we follow the same boring procedure as always: ASSUME, ENFORCE, ANALYZE

More information

ECE 340 Lecture 31 : Narrow Base Diode Class Outline:

ECE 340 Lecture 31 : Narrow Base Diode Class Outline: ECE 340 Lecture 31 : Narrow Base Diode Class Outline: Narrow-Base Diodes Things you should know when you leave Key Questions What is a narrow-base diode? How does current flow in a narrow-base diode? Quick

More information

12. Memories / Bipolar transistors

12. Memories / Bipolar transistors Technische Universität Graz Institute of Solid State Physics 12. Memories / Bipolar transistors Jan. 9, 2019 Technische Universität Graz Institute of Solid State Physics Exams January 31 March 8 May 17

More information

Semiconductor Physics and Devices

Semiconductor Physics and Devices The pn Junction 1) Charge carriers crossing the junction. 3) Barrier potential Semiconductor Physics and Devices Chapter 8. The pn Junction Diode 2) Formation of positive and negative ions. 4) Formation

More information

Introduction to Power Semiconductor Devices

Introduction to Power Semiconductor Devices ECE442 Power Semiconductor Devices and Integrated Circuits Introduction to Power Semiconductor Devices Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Power Semiconductor Devices Applications System Ratings

More information

EE 330 Lecture 33. Basic amplifier architectures Common Emitter/Source Common Collector/Drain Common Base/Gate. Basic Amplifiers

EE 330 Lecture 33. Basic amplifier architectures Common Emitter/Source Common Collector/Drain Common Base/Gate. Basic Amplifiers 33 Lecture 33 asic aplifier architectures oon itter/source oon ollector/drain oon ase/gate asic plifiers nalysis, Operation, and Desin xa 3 Friday pril 3 eview Previous Lecture Two-Port quivalents of Interconnected

More information

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. Refinement. Last Time. No Field. Body Contact

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. Refinement. Last Time. No Field. Body Contact ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 6, 01 MOS Transistor Basics Today MOS Transistor Topology Threshold Operating Regions Resistive Saturation

More information

EE 330 Lecture 12. Devices in Semiconductor Processes. Resistors Diodes

EE 330 Lecture 12. Devices in Semiconductor Processes. Resistors Diodes EE 330 Lecture 12 evices in Semiconductor Processes Resistors iodes Exam 1 Friday Feb 16 Students may bring 1 page of notes HW assignment of week of Feb 11 due on Wed Sfeb 14 at beginning of class No 5:00

More information

Microelectronic Devices and Circuits Lecture 13 - Linear Equivalent Circuits - Outline Announcements Exam Two -

Microelectronic Devices and Circuits Lecture 13 - Linear Equivalent Circuits - Outline Announcements Exam Two - 6.012 Microelectronic Devices and Circuits Lecture 13 Linear Equivalent Circuits Outline Announcements Exam Two Coming next week, Nov. 5, 7:309:30 p.m. Review Subthreshold operation of MOSFETs Review Large

More information

ECEG 351 Electronics II Spring 2017

ECEG 351 Electronics II Spring 2017 G 351 lectronics Sprin 2017 Review Topics for xa #1 Please review the xa Policies section of the xas pae at the course web site. Please especially note the followin: 1. You will be allowed to use a non-wireless

More information

Figure 1 Basic epitaxial planar structure of NPN. Figure 2 The 3 regions of NPN (left) and PNP (right) type of transistors

Figure 1 Basic epitaxial planar structure of NPN. Figure 2 The 3 regions of NPN (left) and PNP (right) type of transistors Figure 1 Basic epitaxial planar structure of NPN Figure 2 The 3 regions of NPN (left) and PNP (right) type of transistors Lecture Notes: 2304154 Physics and Electronics Lecture 6 (2 nd Half), Year: 2007

More information

Vidyalankar S.E. Sem. III [EXTC] Analog Electronics - I Prelim Question Paper Solution

Vidyalankar S.E. Sem. III [EXTC] Analog Electronics - I Prelim Question Paper Solution . (a) S.E. Sem. [EXTC] Analog Electronics - Prelim Question Paper Solution Comparison between BJT and JFET BJT JFET ) BJT is a bipolar device, both majority JFET is an unipolar device, electron and minority

More information

Tunnel Diodes (Esaki Diode)

Tunnel Diodes (Esaki Diode) Tunnel Diodes (Esaki Diode) Tunnel diode is the p-n junction device that exhibits negative resistance. That means when the voltage is increased the current through it decreases. Esaki diodes was named

More information

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices. Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The July 30, 2002 1 Goal of this chapter Present intuitive understanding of device operation Introduction

More information

Charge-Storage Elements: Base-Charging Capacitance C b

Charge-Storage Elements: Base-Charging Capacitance C b Charge-Storage Elements: Base-Charging Capacitance C b * Minority electrons are stored in the base -- this charge q NB is a function of the base-emitter voltage * base is still neutral... majority carriers

More information

Lecture-4 Junction Diode Characteristics

Lecture-4 Junction Diode Characteristics 1 Lecture-4 Junction Diode Characteristics Part-II Q: Aluminum is alloyed into n-type Si sample (N D = 10 16 cm 3 ) forming an abrupt junction of circular cross-section, with an diameter of 0.02 in. Assume

More information

The Devices: MOS Transistors

The Devices: MOS Transistors The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor

More information

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor Triode Working FET Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor The characteristics of energy bands as a function of applied voltage. Surface inversion. The expression for the

More information

Physics of Semiconductors 8 th

Physics of Semiconductors 8 th Physics of Semiconductors 8 th 2016.6.6 Shingo Katsumoto Department of Physics, Institute for Solid State Physics University of Tokyo Review of pn junction Estimation of builtin potential Depletion layer

More information

Chapter 3 Output stages

Chapter 3 Output stages Chapter 3 utput stages 3.. Goals and properties 3.. Goals and properties deliver power into the load with good efficacy and small power dissipate on the final transistors small output impedance maximum

More information

Electronic Devices and Circuits Lecture 15 - Digital Circuits: Inverter Basics - Outline Announcements. = total current; I D

Electronic Devices and Circuits Lecture 15 - Digital Circuits: Inverter Basics - Outline Announcements. = total current; I D 6.012 - Electronic Devices and Circuits Lecture 15 - Digital Circuits: Inverter asics - Outline Announcements Handout - Lecture Outline and Summary The MOSFET alpha factor - use definition in lecture,

More information

EE 330. Lecture 35. Parasitic Capacitances in MOS Devices

EE 330. Lecture 35. Parasitic Capacitances in MOS Devices EE 330 Lecture 35 Parasitic Capacitances in MOS Devices Exam 2 Wed Oct 24 Exam 3 Friday Nov 16 Review from Last Lecture Cascode Configuration Discuss V CC gm1 gm1 I B VCC V OUT g02 g01 A - β β VXX Q 2

More information

1st Year-Computer Communication Engineering-RUC. 4- P-N Junction

1st Year-Computer Communication Engineering-RUC. 4- P-N Junction 4- P-N Junction We begin our study of semiconductor devices with the junction for three reasons. (1) The device finds application in many electronic systems, e.g., in adapters that charge the batteries

More information

WITH THE FIRST ANALYSIS of a junction transistor

WITH THE FIRST ANALYSIS of a junction transistor Transistor Switching Analysis Dr. C. A. MEAD* With the widespread application of junction transistors in switching applications, the need for a general method of analysis useful in the region of collector

More information