ECE 4430 Analog Integrated Circuits and Systems

Size: px
Start display at page:

Download "ECE 4430 Analog Integrated Circuits and Systems"

Transcription

1 ECE 4430 Analog Integrated Circuits and Systes Prof. B. A. Minch s lecture notes in Cornell University on Septeber 21, MOS Transistor Models In this section, we shall develop large-signal odels for an nmos transistor in all of its various operating regies. Because the MOS transistor is a four-terinal device, the current depends on three potential differences, which are typically taken to be V GS, V DS, and V BS. Here, the gate, drain, and bulk i.e., substrate voltages are all referenced to that of the source. Although this convention is ubiquitous, it is not at all necessary. For exaple, it is possible to reference the gate, source, and drain potentials instead to the bulk potential. In this case, the odel would be expressed in ters of V GB, V SB, and V DB [1]. With this convention, the channel current of an MOS transistor can be expressed as I = W L I s fv GB,V SB - fv GB,V DB, 1 where I s is related to the channel current of a square transistor at threshold and f is a functional that assues an exponential for below threshold and a quadratic for above threshold. Such MOS odels are called bulk-referenced for obvious reasons or source/drain-syetric because the source and drain voltages coe into the odel in a syetric fashion. With the proper choice of f, this single equation describes the channel current in all regions of operation, transitioning soothly fro subthreshold to above threshold and fro the ohic region to the saturation region. For an nmos transistor fabricated in an n-well technology, as shown in Fig. 1.1, the p-type bulk is connected to ground, so the three potentials in the odel would siply be V G, V D, and V S. Our intent in developing these odels will not be physical rigor. Instead, our concern is to develop siple large-signal odels that are useful fro a circuit-design point of view rather than a device-physics one. We will define soe notions associated with MOS transistor operation, such as threshold and the onset of saturation in slightly unconventional ways so that we can develop the odels with a iniu of physical detail and so that the concepts can be applied consistently in all operating regions. In our discussion, we will ake several siplifying assuptions. First, we shall be assuing a long-channel device. Second, we shall assue that the device behavior is entirely unifor along the direction of its width and that the obile charge is located at the surface of the device, so that we can consider current flow in one spatial diension, along the length of the channel. Third, we shall neglect assue that there is no charge trapped in surface states. Fourth, we shall neglect contact potentials that exist between different aterials. 1.1 Channel Capacitance We shall take the conduction band edge deep in the silicon substrate to be the zero of potential. When the gate voltage is equal to the flatband potential, V fb, then the conduction and valence bands are flat fro deep within the silicon substrate all the way to the surface and there is no depletion region beneath the gate. Likewise, the bands are flat within the oxide. If we apply a voltage to the gate that is ore positive than V fb, then the difference between the applied gate voltage and V fb is 1

2 I V G I V S V D W z yx p + n + n + p - L Figure 1: Siplified structure of an nmos transistor. partially dropped across the oxide and partially across a depletion region that fors beneath the gate, such that V G V fb = ψ s + ψ ox, 2 where ψ s is the potential drop across the depletion region beneath the gate and ψ ox is the potential drop in the oxide. If there is no charge within the oxide, then Gauss law iplies that the electric field within the oxide, E ox, is constant and is given by E ox = ψ ox, 3 t ox where t ox is the thickness of the oxide layer. Integrating the charge density in the depletion layer and the inversion layer fro deep within the silicon to the surface, we find the electric field at the surface of the silicon, E Si,tobe E Si = Q dep + Q, 4 ɛ Si where Q dep is the charge per unit area in the depletion layer beneath the gate, Q is the obile charge per unit area in the channel, and ɛ Si is the dielectric constant of silicon. The displaceent vector i.e., the product of the dielectric constant and electric field is conserved across the silicon/oxide interface, which iplies that ɛ Si E Si = ɛ ox E ox. Substituting Eqs. 3 and 4 into this equation and solving for ψ ox,wefindthat ψ ox = t ox Q dep + Q Qdep + Q =, 5 ɛ ox C ox where C ox ɛ ox /t ox is the capacitance per unit area of the oxide. Substituting this equation into Eq.2,wefindthat V G V fb = ψ s Q dep + Q. 6 C ox 2

3 Differentiating this equation with respect to distance along the channel, we find that 0 = ψ s 1 Q dep ψ s C ox ψ s x 1 Q C ox x = ψ s + C dep C ox ψ s x 1 C ox Q x, where C dep Q dep / ψ s is the increental capacitance per unit area of the depletion layer beneath the gate. By rearranging this equation, we find that Q x = C ox + C dep ψ s x = C ψ s x, 7 where C C ox + C dep = Q / ψ s is the increental capacitance per unit area of the channel. 1.2 Channel Current The channel current in an MOS transistor flows both by drift and by diffusion. In soe operating regies, the current flows priarily by drift, in others it flows priarily by diffusion. However, in any cases of interest, both current coponents are of roughly equal agnitudes. The predoinant carrier transport echanis can also change as a function of position along the channel in soe regions of operation. Thus, to odel the channel current in all regies, we need to include both a drift and a diffusion ter in the current-flow equation. Thus, we write the channel current, I,asa function of position along the channel, as The drift coponent of I is given by Ix = I drift x + I diff x. 8 ψ s I drift x = WQ µe = WµQ x, 9 where W is the width of the MOS transistor note that WQ gives the obile charge density per unit length along the channel, µ is the effective low-field obility of electrons in the channel, and E is the coponent of the electric field parallel to the channel. The diffusion coponent of I is given by I diff x = D x WQ Q =WµU T x, 10 where D is the diffusion constant of electrons in the channel, and U T is the theral voltage, kt/q. Thus, we can rewrite Eq. 8 using Eqs. 9 and 10 as ψ s Ix = WµQ x + WµU Q T x ψ s = Wµ Q x +U Q T. 11 x 3

4 To obtain an expression for the channel current that is independent of position along the channel, we integrate both sides of Eq. 11 fro source to drain. Doing so, we write L L ψ s Ix dx = Wµ Q 0 0 x +U Q T dx. x Now, conservation of charge iplies that the total channel current ust be constant along the channel, so the left-hand side of this equation becoes L 0 Ix dx = I L 0 dx = IL. Thus, we can write the channel current as I = W L L µ ψ s Q 0 x +U Q T dx x = W L L µ ψ s Q Q 0 Q x +U Q T dx x = W L L µ Q 0 C +U Q T x dx = W QD L µ Q Q S C +U T dq = W QD L µ Q Q S C +U T dq + WL 0 µ Q Q D C W 0 L µ Q Q D C +U T dq = W 0 L µ Q C +U T dq W 0 L µ Q C Q S } {{ } I F Q D +U T dq } {{ } I R + U T dq, 12 where Q S is the obile charge per unit area at the source end of the channel and Q D is the obile charge per unit area at the drain end of the channel. Note that we have ade use of Eq. 7 in going fro the second step to the third step in the above derivation. We have expressed the channel current as the difference between a forward current coponent, I F, and a reverse current coponent, I R, which have identical functional fors, except that I F depends on Q S and I R depends on Q D. The obile charge density at the source end of the channel, in turn, will depend on the gate-to-bulk voltage and the source-to-bulk voltage and not on the drainto-bulk voltage. In the sae way, the obile charge density at the drain end of the channel should depend on the gate-to-bulk potential and on the drain-to-bulk potential and not on the source-tobulk potential. Moreover, we should expect that Q S depends on V SB in precisely the sae way that Q D depends on V DB. Note that this MOS transistor odel has the source/drain syetric for expressed in Eq. 1. In such odels, the priary channel current dependence on the drain voltage is contained wholly within I R. If the forward current coponent is uch larger than the reverse current coponent, then the channel current no longer depends significantly on the drain voltage, 4

5 and the transistor is saturated. The saturation current is siply given by I F. On the other hand, if the agnitudes of I F and I R are coparable, then the channel current depends strongly both on the source voltage and on the drain voltage. In this case, the transistor is in the ohic region. To ake progress on the MOS transistor odel beyond Eq. 12, we introduce an approxiation, which was ade initially by Maher and Mead [2,3], that will allow us to evaluate the integrals Eq. 12 in closed for. The channel capacitance per unit area, C, defined in Eq. 7, is a weak function of position along the length of the channel in oderate and strong inversion, the depletion layer gets thicker closer to the drain end of the channel, aking C dep and, hence, C saller nearer to the drain. We shall take C to be constant as a function of position, with C dep replaced by an average value. With this approxiation, we have that I = W L µ Q C + U T Q WL µ Q2 0 0 Q S Q S 2C + U T Q Q D Q D = W L µ Q 2 S 2C U TQ S W L µ Q 2 D 2C U T Q D = W L µ Q 2 2C S 2CU T Q S W }{{} L µ Q 2 2C D 2CU T Q D. 13 }{{} I F I R Note that the quadratic ters in I F and I R in Eq. 13 originated with the drift coponent of the channel current, whereas the linear ters steed fro the diffusion coponent. When Q S 2CU T, the diffusion ter in I F is doinant over the drift ter. Conversely, when Q S 2CU T,then the drift ter is uch larger than the diffusion ter. When Q S is equal to 2CU T, then these two current coponents are equal. This condition on the obile charge density corresponds to the usual notion of threshold. Below threshold, the obile charge density in the channel is sall and the channel current is carried priarily by diffusion. Above threshold, the obile charge density is large, the channel current is carried ainly by drift. At threshold, the channel current flows both by drift and by diffusion. All of the sae stateents can also be ade for Q D and I R. Thus, we shall take the agnitude of the obile charge density at threshold to be given by 2CU T. Equation 13 represents a siple, closed-for expression for the channel current flowing in an nmos transistor in ters of the obile charge densities at the source and drain ends of the channel. This odel equation is valid in all regions of noral MOS transistor operation, transistioning continuously fro subthreshold to above threshold and fro the ohic region to the saturation region. Unfortunately, we would like to have the channel current explicitly in ters of the terinal voltages, V G, V S,andV D. The dependence of the channel current on the terinal voltages coe in through the dependence of Q S on V G and V S and the dependence of Q D on V G and V D. Unfortunately, no physically exact, closed-for expressions derived fro first principles exist for these dependencies. In the next two sections, we shall explore two extree liits of this odel where siple approxiate relationships between the obile charge densities and the terinal voltages exist. 5

6 1.3 Subthreshold Operation In the subthreshold region of operation, the aount of obile charge in the channel is negligible copared to the aount of charge exposed in the depletion layer beneath the gate. Thus, we should expect that the presence of the obile charge will have a inuscule effect on the electrostatics in the channel region. If the electrostatics are only deterined by the substrate potential, the gate potential, the gate charge, and the depletion charge, then, because the gate and the substrate are both isopotential, we would expect that the surface potential, ψ s, should also be constant along the channel. Because the electric field is given by the gradient of the potential, a constant surface potential iplies that there is no electric field in the direction of the channel. The absence of an electric field along the channel, in turn, iplies that any current flow ust be by diffusion rather than by drift, which is consistent with our conclusions at the end of Section 1.2 steing fro Eq. 13. Therefore, to obtain a subthreshold odel for MOS transistor operation, we should be able to neglect the quadratic ters in this equation, but we ust still relate the obile charge densities at the source and drain ends of the channel to the applied terinal voltages. We know that, in subthreshold, there ust be a relatively substantial energy barrier between the source and drain regions and the channel, otherwise there would be a substantial nuber of charges in the channel. The nuber of carriers in the source that have sufficient energy to surount the energy barrier at the source end of the channel will follow the Boltzann distribution, being exponential in the height of the energy barrier, which, in turn, is given by the difference between the source potential, V S, and the surface potential, ψ s. Likewise, the nuber of carriers in the drain that have sufficient energy to surount the energy barrier at the drain end of the channel will be exponential in the difference between the V D and ψ s. Thus, we expect that Q S e ψ s V S /U T and Q D e ψ s V D /U T. Unfortunately, we need to have these charge densities in ters of the applied gate voltage and we will need to know what the constant of proportionally to use. Toward this end, we shall again ake use of Eq. 6 to deterine how increental changes in the gate voltage affect the surface potential. By neglecting the obile charge ter and differentiating with respect to ψ s,wefindthat V G = 1 1 Q dep ψ s C ox ψ s = 1 + C dep C ox = C ox + C dep, C ox which iplies that, in subthreshold, the increental voltage gain fro the gate to the surface is given by κ ψ s V G = C ox C ox + C dep. 14 In this regie, the situation can be thought of intuitively as a capacitive voltage divider between the oxide capacitance above the channel and the effective capacitance of the depletion layer beneath the channel this paraeter is siply the capacitive divider ratio. Because the thickness of the 6

7 depletion layer beneath the channel increases with increasing gate voltage, C dep will get saller for larger values of V G, which iplies that κ will increase with increasing V G.However,κis only a slowly-varying function of V G, and even for oderate changes in V G, it is reasonable to assue that the value of κ is constant with a value between 0.5and0.9. For relatively sall changes about soe operating point, we can expand ψ s in a Taylor series and truncate after the linear ter. In order to also get the constant of proportionally in the obile charge densities, we shall choose to expand the surface potential around the point V G = V T0,thezero-bias threshold voltage. When the gate voltage is equal to V T0 with the source and drain grounded, Q S and Q D should both be equal to 2CU T. Thus, we have that the obile charge densities at the source and drain end of the channel are given approxiately by Q S 2CU T e κv G V T0 V S /U T and Q D 2CU T e κv G V T0 V D /U T. 15 Retaining only the ters in Eq. 13 that ste fro diffusion and substituting the obile charge densities given in Eq. 15, we find that the channel current in an nmos transistor operating in subthreshold is given by I = W L µu T Q S W L µu T Q D = W L 2µCU2 T eκv G V T0 V S /U T W L 2µCU2 T eκv G V T0 V D /U T = W L 2µCU2 T eκv G V T0 /U T e V S /U T e V D/U T = W L 2µC oxut 2 e κv G V T0 /U T e V S /U T e V D/U T κ = W L I se κv G V T0 /U T e V S /U T e V D/U T, 16 where we have used Eq. 14 to express C as C ox /κ and we have introduced I s 2µC ox UT 2/κ. Equation 16 represents a coplete odel for the operation of an nmos transistor in subthreshold, covering both the ohic region and the saturation region. To see that it does, we can rearrange Eq. 16 to obtain I = W L I se κv G V T0 V S /U T 1 e V DS /U T = I sat 1 e V DS /U T I sat when V DS is larger than about 4U T or 5U T. Thus, the channel current saturates, becoing independent of V DS for V DS 4U T.ForsallV DS, to see that the odel predicts ohic behavior, we can expand the e V DS/U T ter in this equation in a Taylor series around V DS = 0, retaining only the linear ter. Doing so, we find that I = I sat 1 e VDS/U T = I sat 1 1 V DS VDS U T 2 7 U T

8 I sat V DS U T = I sat U T V DS = g DS V DS, where g DS I sat /U T represents the increental conductance of the channel deep in the ohic region. The subthreshold odel given in Eq. 16 is forally identical to the ones presented by Mead [4], Vittoz [5], and Bult [6]. 1.4 Above-Threshold Operation Above threshold, the obile charge density in the channel exceeds the charge density in the depletion layer, and the channel charge has a large effect on the surface potential along the channel. As discussed at the end of Section 1.2, for the levels of obile charge density that occur above threshold, the current flow is predoinantly by drift. Consequently, in developing an above-threshold odel for the MOS transistor, we shall only retain the quadratic ters in Eq. 13. In this regie, the energy barriers at the source and drain ends of the channel have been reduced to such an extent that nearly every additional charge that we place on the gate is balanced by additional obile charges in the channel rather than by uncovering ore charge in the depletion layer beneath the channel. Moreover, the inversion layer basically serves as the botto plate of a parallel plate capacitor between the gate and the channel whose capacitance per unit area is just C ox. To obtain expressions for the obile charge densities at the source and drain end of the channel, we shall assue that all of the gate charges that go into raising the gate voltage up to the threshold voltage are balanced by fixed charges in the depletion layer beneath the channel and that all of the gate charges that go into raising the gate voltage above the threshold voltage are balanced by additional obile charges the channel. Thus, we have that the obile charge densities above threshold are given by Q S = C ox V G V T V S and Q D = C ox V G V T V D, 17 where V T V S and V T V D are the bulk-referenced threshold voltages at the source and drain ends of the channel, respectively. The threshold voltage at the source end of the channel represents the gate voltage that we need to apply given the source voltage in order for the obile charge density at the source end of the channel to just equal 2CU T. We can obtain a siple approxiate expression for V T V S using the subthreshold expression for Q S given in Eq. 15 by deterining the value of V G that akes Q S equal to 2CU T. Doing so, we find that V T V S = V T0 + V S κ. 18 Note that we are here taking into account the threshold-voltage increase norally associated with the body effect using a siple linear approxiation, siilar to the one introduced by Wallinga and Bult [7]. Thus, the above-threshold odel that we are developing accounts directly for the body effect to first order via the κ paraeter without any auxiliary equations and without adding too uch coplexity to the odel. Siilarly, the threshold voltage at the drain end of the channel is the 8

9 gate voltage that we need to apply given the drain voltage so that the Q D is just equal to 2CU T. Using the sae approach as we just took for V T V S,wefindthat V T V D =V T0 + V D κ. 19 Retaining only the ters in Eq. 13 that ste fro drift and substituting the obile charge densities and threshold voltages given in Eqs. 17, 18, and 19, we find that the channel current in an nmos transistor operating above threshold is given by I = W L µ 2C Q2 S W L = W L = W L µ 2C µ 2C Q2 D C ox V G V T0 V S κ 2 C ox V G V T0 V 2 D κ µ 2C C2 ox κ VG κ 2 V T0 V S 2 κ V G V T0 V D 2 κ VG V T0 V S 2 κ V G V T0 V D = W L µc ox 2κ Unfortunately, Eq. 20 only captures the behavior of the MOS transistor in the ohic region above threshold. To see that it does, we rearrange Eq. 20 slightly to obtain I = W L µc ox 2κ = W L µc ox 2κ κ VG V T0 V S 2 κ V G V T0 V S + V S V D 2 κ VG V T0 V S 2 κ V G V T0 V S V DS 2 = W L µc ox 2κ κ V G V T0 V S 2 = W L µc ox 2κ = I sat 1 V 2 DSsat 1 where V DSsat κv G V T0 V S and 1 V DS V DSsat V DS κv G V T0 V S 2 1 V 2 DS, 21 V DSsat I sat W L µc ox 2κ V DSsat 2. Figure 2 shows a typical above-threshold drain characteristic along with a plot of Eq. 21. The two curves agree for V DS V DSsat, but the odel equation turns around while the drain characteristic saturates for V DS > V DSsat. This deviation occurs because at V DS = V DSsat,thevalueofQ D given in Eq. 17 is equal to zero and for V DS > V DSsat, it would becoe positive, which does not happen physically in this region of operation because the obile charges in the channel are electrons. Rather, what actually happens is that the drain end of the channel goes subthreshold and Q D transitions soothly over to the exponential for given in Eq. 15. Understanding that the 9

10 I I sat above-threshold drain characteristic above-threshold odel V DSsat V DS Figure 2: Typical above-threshold drain characteristic. second ter in Eq. 20 coes fro Q D akes it clear how the transistor transitions fro the ohic region to the saturation region above threshold. In saturation, the first ter in Eq. 20 is uch larger than the second one, so we can neglect the second one and the current is described by the first one by itself. This point is alost copletely obscured by conventional source-referenced odels of the above-threshold MOS transistor. The odel given in Eq. 20 is forally identical to the one given by Wallinga and Bult [7] and by Vittoz [5]. 1.5 The EKV Model The Enz-Kruenacher-Vittoz EKV odel [5,8] of the MOS transistor provides a siple approxiate closed-for expression for the channel current of a MOS transistor in ters of the terinal voltages, each of which is referenced to the transistor s bulk voltage. It is valid in all regions of noral MOS transistor operation i.e., when the drain-bulk and the source-bulk junctions are reversed biased, transitioning between the continuously. In its siplest for, the EKV odel expresses the channel current in an nmos transistor as I = W L I s log e κv G V T0 V S /2U T log e κv G V T0 V D /2U T, 22 where all of the ters have their previously defined eanings. The function log e x/2 interpolates soothly between an exponential i.e., subthreshold behavior when x < 0 and a quadratic i.e., above-threshold behavior when x > 0. To see that it does, first we suppose that x < 0. Then, it follows that e x/2 1 and we have that log 1 + e x/2 e x/2, because log 1 + y y for sall y 1. Finally, because e x/2 2 = e x, we have that log e x/2 e x for x < 0. Conversely, suppose that x > 0. Then, it follows that e x/2 1and1+e x/2 e x/2. Finally, because log e x/2 = x,wehavethatlog 2 1+e x/2 x/2 2 for x > 0. 10

11 Consequently, if both V G < V T0 + V S /κ and V G < V T0 + V D /κ, then Eq. 22 becoes I = W L I s log e κv G V T0 V S /2U T log e κv G V T0 V D /2U T W L I s e κv G V T0 V S /U T e κv G V T0 V D /U T = W L I se κv G V T0 /U T e V S /U T e V D/U T, and we recover the subthreshold odel given in Eq. 16. Conversely, if both V G > V T0 + V S /κ and V G > V T0 + V D /κ, then Eq. 22 becoes I = W L I s log e κv G V T0 V S /2U T log e κv G V T0 V D /2U T W κvg L I V T0 V 2 S κvg V T0 V 2 D s 2U T 2U T = W L I s κ VG V T0 V S 2 κ V G V T0 V D 2 4U 2 T = W L µc ox κ VG V T0 V S 2 κ V G V T0 V D 2, 2κ and we recover the above-threshold odel given in Eq. 20. Note that, if V G > V T0 + V S /κ but V G < V T0 + V D /κ, then Eq. 22 becoes I = W L I s log e κv G V T0 V S /2U T log e κv G V T0 V D /2U T W κvg L I V T0 V 2 S s e κv G V T0 V D /U T 2U T W L I s 4U 2 T κ V G V T0 V S 2 = W L µc ox 2κ κ V G V T0 V S 2, which is just the above-threshold odel in the saturation region. The EKV odel switches between these fors soothly with no discontinuities. Figure 3 shows a seilog plot of the saturation currents predicted by the subthreshold odel, the above-threshold odel, and the EKV odel. Note that both the subthreshold odel and the abovethreshold odel deviate substantially fro the EKV odel for V G V T0, which indicates that, if we were to assue either of these two odels in the oderate-inversion region, our conclusions based on such an assuption would be highly suspect. The siple EKV odel represents an excellent tool for reasoning about CMOS circuits in all regions of operation, including oderate inversion, which is becoing increasingly iportant for CMOS circuit design. 11

12 I log scale subthreshold odel above-threshold odel I s log 2 2 EKV odel V T0 V G Figure 3: Saturation currents predicted by various MOS odels. References [1] J. E. Meyer, MOS Models and Circuit Siulation, RCA Review, vol. 32, no.??, pp , [2] M. A. Maher and C. A. Mead, A Physical Charge-Controlled Model for MOS Transistors, in ARVLSI: Proceedings of the 1987 Stanford Conference, P. Losleben, Ed., pp MIT Press, Cabridge, MA, [3] M.A. Maher, A Charge-Controlled Model for MOSTransistors, Ph.D. thesis, Caltech, Pasadena, CA, [4] C. Mead, Analog VLSI and Neural Systes, Addison-Wesley, Reading, MA, [5] E. A. Vittoz, Micropower Techniques, in Design of Analog-Digital Circuits for Telecounications and Signal Processing, J. E. Franca and Y. Tsividis, Eds., pp.?? 96. Prentice-Hall, Englewood Cliffs, NJ, [6] K. Bult, Basic CMOS Circuit Techniques, in AnalogVLSI Signal and Inforation Processing, M. Isail and T. Feiz, Eds., pp McGraw-Hill, New York, [7] H. Wallinga and K. Bult, Design and Analysis of CMOS Signal Processing Circuits by Means of a Graphical MOST Model, IEEE Journal of Solid-State Circuits, vol. 24, no. 3, pp , [8] C. C. Enz, F. Kruenacher, and E. A. Vittoz, An Analytical MOS Transistor Model Valid in All Regions of Operation and Dedicated to Low-Voltage and Low-Current Applications, Analog Integrated Circuits and Signal Processing, vol. 8, no. 1, pp ,

Integrated Circuits & Systems

Integrated Circuits & Systems Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 10 MOSFET part 1 guntzel@inf.ufsc.br ual-well Trench-Isolated

More information

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002 Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction

More information

MOS Transistor I-V Characteristics and Parasitics

MOS Transistor I-V Characteristics and Parasitics ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes

More information

ELEC 3908, Physical Electronics, Lecture 23. The MOSFET Square Law Model

ELEC 3908, Physical Electronics, Lecture 23. The MOSFET Square Law Model ELEC 3908, Physical Electronics, Lecture 23 The MOSFET Square Law Model Lecture Outline As with the diode and bipolar, have looked at basic structure of the MOSFET and now turn to derivation of a current

More information

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices. Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The July 30, 2002 1 Goal of this chapter Present intuitive understanding of device operation Introduction

More information

Device Models (PN Diode, MOSFET )

Device Models (PN Diode, MOSFET ) Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed

More information

The Devices: MOS Transistors

The Devices: MOS Transistors The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor

More information

Self-consistent 2D Compact Model for Nanoscale Double Gate MOSFETs

Self-consistent 2D Compact Model for Nanoscale Double Gate MOSFETs Self-consistent D Copact Model for Nanoscale Double Gate MOSFETs S. Kolberg 1, T.A. Fjeldly, and B. Iñiguez 3 1, UniK University Graduate Center and Norwegian University of Science and Technology, N-07

More information

EE105 - Fall 2006 Microelectronic Devices and Circuits

EE105 - Fall 2006 Microelectronic Devices and Circuits EE105 - Fall 2006 Microelectronic Devices and Circuits Prof. Jan M. Rabaey (jan@eecs) Lecture 7: MOS Transistor Some Administrative Issues Lab 2 this week Hw 2 due on We Hw 3 will be posted same day MIDTERM

More information

Device Models (PN Diode, MOSFET )

Device Models (PN Diode, MOSFET ) Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed

More information

Lecture 28 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 18, 2007

Lecture 28 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 18, 2007 6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 28-1 Lecture 28 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 18, 2007 Contents: 1. Second-order and

More information

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the Field-Effect Transistor! Julius Lilienfeld filed a patent describing

More information

Lecture 5: CMOS Transistor Theory

Lecture 5: CMOS Transistor Theory Lecture 5: CMOS Transistor Theory Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline q q q q q q q Introduction MOS Capacitor nmos I-V Characteristics

More information

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Lecture 15 OUTLINE MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Electrostatics t ti Charge vs. voltage characteristic Reading: Chapter 6.1 6.2.1 EE105 Fall 2007

More information

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1

More information

MOSFET: Introduction

MOSFET: Introduction E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major

More information

EE5311- Digital IC Design

EE5311- Digital IC Design EE5311- Digital IC Design Module 1 - The Transistor Janakiraman V Assistant Professor Department of Electrical Engineering Indian Institute of Technology Madras Chennai October 28, 2017 Janakiraman, IITM

More information

Lecture 12: MOS Capacitors, transistors. Context

Lecture 12: MOS Capacitors, transistors. Context Lecture 12: MOS Capacitors, transistors Context In the last lecture, we discussed PN diodes, and the depletion layer into semiconductor surfaces. Small signal models In this lecture, we will apply those

More information

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002 igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The evices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction

More information

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Lecture 15 OUTLINE MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Electrostatics Charge vs. voltage characteristic Reading: Chapter 6.1 6.2.1 EE15 Spring 28 Lecture

More information

Lecture 3: CMOS Transistor Theory

Lecture 3: CMOS Transistor Theory Lecture 3: CMOS Transistor Theory Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V Characteristics Gate and Diffusion Capacitance 2 Introduction So far, we have treated transistors

More information

Lecture 4: CMOS Transistor Theory

Lecture 4: CMOS Transistor Theory Introduction to CMOS VLSI Design Lecture 4: CMOS Transistor Theory David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Outline q Introduction q MOS Capacitor q

More information

EE105 - Fall 2005 Microelectronic Devices and Circuits

EE105 - Fall 2005 Microelectronic Devices and Circuits EE105 - Fall 005 Microelectronic Devices and Circuits ecture 7 MOS Transistor Announcements Homework 3, due today Homework 4 due next week ab this week Reading: Chapter 4 1 ecture Material ast lecture

More information

FIELD-EFFECT TRANSISTORS

FIELD-EFFECT TRANSISTORS FIEL-EFFECT TRANSISTORS 1 Semiconductor review 2 The MOS capacitor 2 The enhancement-type N-MOS transistor 3 I-V characteristics of enhancement MOSFETS 4 The output characteristic of the MOSFET in saturation

More information

Lecture 11: MOS Transistor

Lecture 11: MOS Transistor Lecture 11: MOS Transistor Prof. Niknejad Lecture Outline Review: MOS Capacitors Regions MOS Capacitors (3.8 3.9) CV Curve Threshold Voltage MOS Transistors (4.1 4.3): Overview Cross-section and layout

More information

The Devices. Jan M. Rabaey

The Devices. Jan M. Rabaey The Devices Jan M. Rabaey Goal of this chapter Present intuitive understanding of device operation Introduction of basic device equations Introduction of models for manual analysis Introduction of models

More information

Measuring Temperature with a Silicon Diode

Measuring Temperature with a Silicon Diode Measuring Teperature with a Silicon Diode Due to the high sensitivity, nearly linear response, and easy availability, we will use a 1N4148 diode for the teperature transducer in our easureents 10 Analysis

More information

EE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing

EE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing EE115C Winter 2017 Digital Electronic Circuits Lecture 3: MOS RC Model, CMOS Manufacturing Agenda MOS Transistor: RC Model (pp. 104-113) S R on D CMOS Manufacturing Process (pp. 36-46) S S C GS G G C GD

More information

MOS Capacitor MOSFET Devices. MOSFET s. INEL Solid State Electronics. Manuel Toledo Quiñones. ECE Dept. UPRM.

MOS Capacitor MOSFET Devices. MOSFET s. INEL Solid State Electronics. Manuel Toledo Quiñones. ECE Dept. UPRM. INEL 6055 - Solid State Electronics ECE Dept. UPRM 20th March 2006 Definitions MOS Capacitor Isolated Metal, SiO 2, Si Threshold Voltage qφ m metal d vacuum level SiO qχ 2 E g /2 qφ F E C E i E F E v qφ

More information

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University NAME: PUID: SECTION: Circle one: Alam Lundstrom ECE 305 Exam 5 SOLUTIONS: April 18, 2016 M A Alam and MS Lundstrom Purdue University This is a closed book exam You may use a calculator and the formula

More information

Lecture 12: MOSFET Devices

Lecture 12: MOSFET Devices Lecture 12: MOSFET Devices Gu-Yeon Wei Division of Engineering and Applied Sciences Harvard University guyeon@eecs.harvard.edu Wei 1 Overview Reading S&S: Chapter 5.1~5.4 Supplemental Reading Background

More information

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel

More information

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor Triode Working FET Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor The characteristics of energy bands as a function of applied voltage. Surface inversion. The expression for the

More information

EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation EEC 118 Lecture #2: MOSFET Structure and Basic Operation Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Announcements Lab 1 this week, report due next week Bring

More information

Reading from Young & Freedman: For this topic, read the introduction to chapter 25 and sections 25.1 to 25.3 & 25.6.

Reading from Young & Freedman: For this topic, read the introduction to chapter 25 and sections 25.1 to 25.3 & 25.6. PHY10 Electricity Topic 6 (Lectures 9 & 10) Electric Current and Resistance n this topic, we will cover: 1) Current in a conductor ) Resistivity 3) Resistance 4) Oh s Law 5) The Drude Model of conduction

More information

A Compact Analytical Modelling of the Electrical Characteristics of Submicron Channel MOSFETs

A Compact Analytical Modelling of the Electrical Characteristics of Submicron Channel MOSFETs ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 11, Number 4, 2008, 383 395 A Compact Analytical Modelling of the Electrical Characteristics of Submicron Channel MOSFETs Andrei SEVCENCO,

More information

About the definition of parameters and regimes of active two-port networks with variable loads on the basis of projective geometry

About the definition of parameters and regimes of active two-port networks with variable loads on the basis of projective geometry About the definition of paraeters and regies of active two-port networks with variable loads on the basis of projective geoetry PENN ALEXANDR nstitute of Electronic Engineering and Nanotechnologies "D

More information

MOS Transistor Properties Review

MOS Transistor Properties Review MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO

More information

ECE 340 Lecture 39 : MOS Capacitor II

ECE 340 Lecture 39 : MOS Capacitor II ECE 340 Lecture 39 : MOS Capacitor II Class Outline: Effects of Real Surfaces Threshold Voltage MOS Capacitance-Voltage Analysis Things you should know when you leave Key Questions What are the effects

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor

More information

General Properties of Radiation Detectors Supplements

General Properties of Radiation Detectors Supplements Phys. 649: Nuclear Techniques Physics Departent Yarouk University Chapter 4: General Properties of Radiation Detectors Suppleents Dr. Nidal M. Ershaidat Overview Phys. 649: Nuclear Techniques Physics Departent

More information

VLSI Design The MOS Transistor

VLSI Design The MOS Transistor VLSI Design The MOS Transistor Frank Sill Torres Universidade Federal de Minas Gerais (UFMG), Brazil VLSI Design: CMOS Technology 1 Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V

More information

Quantitative MOSFET. Step 1. Connect the MOS capacitor results for the electron charge in the inversion layer Q N to the drain current.

Quantitative MOSFET. Step 1. Connect the MOS capacitor results for the electron charge in the inversion layer Q N to the drain current. Quantitative MOSFET Step 1. Connect the MOS capacitor results for the electron charge in the inversion layer Q N to the drain current. V DS _ n source polysilicon gate y = y * 0 x metal interconnect to

More information

Lecture 04 Review of MOSFET

Lecture 04 Review of MOSFET ECE 541/ME 541 Microelectronic Fabrication Techniques Lecture 04 Review of MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) What is a Transistor? A Switch! An MOS Transistor V GS V T V GS S Ron D

More information

Lecture #27. The Short Channel Effect (SCE)

Lecture #27. The Short Channel Effect (SCE) Lecture #27 ANNOUNCEMENTS Design Project: Your BJT design should meet the performance specifications to within 10% at both 300K and 360K. ( β dc > 45, f T > 18 GHz, V A > 9 V and V punchthrough > 9 V )

More information

EE 434 Lecture 16. Small signal model Small signal applications in amplifier analysis and design

EE 434 Lecture 16. Small signal model Small signal applications in amplifier analysis and design EE 434 Lecture 16 Sall sinal odel Sall sinal applications in aplifier analysis and desin Quiz 13 The of an n-channel OS transistor that has a quiescent current of 5A was easured to be 10A/. If the lenth

More information

Chapter 2 CMOS Transistor Theory. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan

Chapter 2 CMOS Transistor Theory. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Chapter 2 CMOS Transistor Theory Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Introduction MOS Device Design Equation Pass Transistor Jin-Fu Li, EE,

More information

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET: Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I- curve (Square-Law Model)

More information

ECE315 / ECE515 Lecture-2 Date:

ECE315 / ECE515 Lecture-2 Date: Lecture-2 Date: 04.08.2016 NMOS I/V Characteristics Discussion on I/V Characteristics MOSFET Second Order Effect NMOS I-V Characteristics ECE315 / ECE515 Gradual Channel Approximation: Cut-off Linear/Triode

More information

MOS CAPACITOR AND MOSFET

MOS CAPACITOR AND MOSFET EE336 Semiconductor Devices 1 MOS CAPACITOR AND MOSFET Dr. Mohammed M. Farag Ideal MOS Capacitor Semiconductor Devices Physics and Technology Chapter 5 EE336 Semiconductor Devices 2 MOS Capacitor Structure

More information

MOS Transistor Theory

MOS Transistor Theory CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS

More information

Q5 We know that a mass at the end of a spring when displaced will perform simple m harmonic oscillations with a period given by T = 2!

Q5 We know that a mass at the end of a spring when displaced will perform simple m harmonic oscillations with a period given by T = 2! Chapter 4.1 Q1 n oscillation is any otion in which the displaceent of a particle fro a fixed point keeps changing direction and there is a periodicity in the otion i.e. the otion repeats in soe way. In

More information

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

! CMOS Process Enhancements. ! Semiconductor Physics.  Band gaps.  Field Effects. ! MOS Physics.  Cut-off.  Depletion. ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 3, 018 MOS Transistor Theory, MOS Model Lecture Outline! CMOS Process Enhancements! Semiconductor Physics " Band gaps " Field Effects!

More information

MOS Transistor Theory MOSFET Symbols Current Characteristics of MOSFET. MOS Symbols and Characteristics. nmos Enhancement Transistor

MOS Transistor Theory MOSFET Symbols Current Characteristics of MOSFET. MOS Symbols and Characteristics. nmos Enhancement Transistor MOS Transistor Theory MOSFET Symbols Current Characteristics of MOSFET Calculation of t and Important 2 nd Order Effects SmallSignal Signal MOSFET Model Summary Material from: CMOS LSI Design By Weste

More information

E0 370 Statistical Learning Theory Lecture 6 (Aug 30, 2011) Margin Analysis

E0 370 Statistical Learning Theory Lecture 6 (Aug 30, 2011) Margin Analysis E0 370 tatistical Learning Theory Lecture 6 (Aug 30, 20) Margin Analysis Lecturer: hivani Agarwal cribe: Narasihan R Introduction In the last few lectures we have seen how to obtain high confidence bounds

More information

! MOS Capacitances. " Extrinsic. " Intrinsic. ! Lumped Capacitance Model. ! First Order Capacitor Summary. ! Capacitance Implications

! MOS Capacitances.  Extrinsic.  Intrinsic. ! Lumped Capacitance Model. ! First Order Capacitor Summary. ! Capacitance Implications ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 7: February, 07 MOS SPICE Models, MOS Parasitic Details Lecture Outline! MOS Capacitances " Extrinsic " Intrinsic! Lumped Capacitance Model!

More information

EE5900 Spring Lecture 4 IC interconnect modeling methods Zhuo Feng

EE5900 Spring Lecture 4 IC interconnect modeling methods Zhuo Feng EE59 Spring Parallel LSI AD Algoriths Lecture I interconnect odeling ethods Zhuo Feng. Z. Feng MTU EE59 So far we ve considered only tie doain analyses We ll soon see that it is soeties preferable to odel

More information

The Gradual Channel Approximation for the MOSFET:

The Gradual Channel Approximation for the MOSFET: 6.01 - Electronic Devices and Circuits Fall 003 The Gradual Channel Approximation for the MOSFET: We are modeling the terminal characteristics of a MOSFET and thus want i D (v DS, v GS, v BS ), i B (v

More information

Introduction and Background

Introduction and Background Analog CMOS Integrated Circuit Design Introduction and Background Dr. Jawdat Abu-Taha Department of Electrical and Computer Engineering Islamic University of Gaza jtaha@iugaza.edu.ps 1 Marking Assignments

More information

6.012 Electronic Devices and Circuits Spring 2005

6.012 Electronic Devices and Circuits Spring 2005 6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) -OPEN BOOK- Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):

More information

SOLUTIONS. PROBLEM 1. The Hamiltonian of the particle in the gravitational field can be written as, x 0, + U(x), U(x) =

SOLUTIONS. PROBLEM 1. The Hamiltonian of the particle in the gravitational field can be written as, x 0, + U(x), U(x) = SOLUTIONS PROBLEM 1. The Hailtonian of the particle in the gravitational field can be written as { Ĥ = ˆp2, x 0, + U(x), U(x) = (1) 2 gx, x > 0. The siplest estiate coes fro the uncertainty relation. If

More information

CHAPTER 5 MOS FIELD-EFFECT TRANSISTORS

CHAPTER 5 MOS FIELD-EFFECT TRANSISTORS CHAPTER 5 MOS FIELD-EFFECT TRANSISTORS 5.1 The MOS capacitor 5.2 The enhancement-type N-MOS transistor 5.3 I-V characteristics of enhancement mode MOSFETS 5.4 The PMOS transistor and CMOS technology 5.5

More information

VLSI Design and Simulation

VLSI Design and Simulation VLSI Design and Simulation Performance Characterization Topics Performance Characterization Resistance Estimation Capacitance Estimation Inductance Estimation Performance Characterization Inverter Voltage

More information

Microelectronic Devices and Circuits Lecture 13 - Linear Equivalent Circuits - Outline Announcements Exam Two -

Microelectronic Devices and Circuits Lecture 13 - Linear Equivalent Circuits - Outline Announcements Exam Two - 6.012 Microelectronic Devices and Circuits Lecture 13 Linear Equivalent Circuits Outline Announcements Exam Two Coming next week, Nov. 5, 7:309:30 p.m. Review Subthreshold operation of MOSFETs Review Large

More information

Part 4: Heterojunctions - MOS Devices. MOSFET Current Voltage Characteristics

Part 4: Heterojunctions - MOS Devices. MOSFET Current Voltage Characteristics MOS Device Uses: Part 4: Heterojunctions - MOS Devices MOSCAP capacitor: storing charge, charge-coupled device (CCD), etc. MOSFET transistor: switch, current amplifier, dynamic random access memory (DRAM-volatile),

More information

Supplementary Information for Design of Bending Multi-Layer Electroactive Polymer Actuators

Supplementary Information for Design of Bending Multi-Layer Electroactive Polymer Actuators Suppleentary Inforation for Design of Bending Multi-Layer Electroactive Polyer Actuators Bavani Balakrisnan, Alek Nacev, and Elisabeth Sela University of Maryland, College Park, Maryland 074 1 Analytical

More information

Semiconductor Physics fall 2012 problems

Semiconductor Physics fall 2012 problems Semiconductor Physics fall 2012 problems 1. An n-type sample of silicon has a uniform density N D = 10 16 atoms cm -3 of arsenic, and a p-type silicon sample has N A = 10 15 atoms cm -3 of boron. For each

More information

MOS Transistor Theory

MOS Transistor Theory MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors

More information

CMOS Digital Integrated Circuits Analysis and Design

CMOS Digital Integrated Circuits Analysis and Design MOS igital ntegrated ircuits Analysis and esign hapter 4 Modeling of MOS ransistors Using SPE 1 ntroduction he SPE software that was distributed by U Berkeley beginning in the late 1970s had three built-in

More information

Metal-oxide-semiconductor field effect transistors (2 lectures)

Metal-oxide-semiconductor field effect transistors (2 lectures) Metal-ide-semiconductor field effect transistors ( lectures) MOS physics (brief in book) Current-voltage characteristics - pinch-off / channel length modulation - weak inversion - velocity saturation -

More information

ECEG 351 Electronics II Spring 2017

ECEG 351 Electronics II Spring 2017 G 351 lectronics Sprin 2017 Review Topics for xa #1 Please review the xa Policies section of the xas pae at the course web site. Please especially note the followin: 1. You will be allowed to use a non-wireless

More information

CMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance

CMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance CMOS INVERTER Last Lecture Metrics for qualifying digital circuits»cost» Reliability» Speed (delay)»performance 1 Today s lecture The CMOS inverter at a glance An MOS transistor model for manual analysis

More information

Physically Based Modeling CS Notes Spring 1997 Particle Collision and Contact

Physically Based Modeling CS Notes Spring 1997 Particle Collision and Contact Physically Based Modeling CS 15-863 Notes Spring 1997 Particle Collision and Contact 1 Collisions with Springs Suppose we wanted to ipleent a particle siulator with a floor : a solid horizontal plane which

More information

Non Ideal Transistor Behavior

Non Ideal Transistor Behavior Non Ideal Transistor Behavior Slides adapted from: N. Weste, D. Harris, CMOS VLSI Design, Addison- Wesley, 3/e, 2004 1 Non-ideal Transistor I-V effects Non ideal transistor Behavior Channel Length ModulaJon

More information

ECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University

ECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University NAME: PUID: : ECE 305 Exam 5 SOLUTIONS: April 17, 2015 Mark Lundstrom Purdue University This is a closed book exam. You may use a calculator and the formula sheet at the end of this exam. Following the

More information

lecture 37: Linear Multistep Methods: Absolute Stability, Part I lecture 38: Linear Multistep Methods: Absolute Stability, Part II

lecture 37: Linear Multistep Methods: Absolute Stability, Part I lecture 38: Linear Multistep Methods: Absolute Stability, Part II lecture 37: Linear Multistep Methods: Absolute Stability, Part I lecture 3: Linear Multistep Methods: Absolute Stability, Part II 5.7 Linear ultistep ethods: absolute stability At this point, it ay well

More information

Section 12: Intro to Devices

Section 12: Intro to Devices Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si

More information

Long Channel MOS Transistors

Long Channel MOS Transistors Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended to Metal-Oxide-Semiconductor Field-Effect transistors (MOSFET) by considering the following structure:

More information

6.012 Electronic Devices and Circuits

6.012 Electronic Devices and Circuits Page 1 of 10 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits Exam No. 2 Thursday, November 5, 2009 7:30 to

More information

Plasma-Wall Interaction: Sheath and Pre-sheath

Plasma-Wall Interaction: Sheath and Pre-sheath Plasa-Wall Interaction: Sheath and Pre-sheath Under ost conditions, a very thin negative sheath appears in the vicinity of walls, due to accuulation of electrons on the wall. This is in turn necessitated

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 29, 2019 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2019 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor

More information

2 Q 10. Likewise, in case of multiple particles, the corresponding density in 2 must be averaged over all

2 Q 10. Likewise, in case of multiple particles, the corresponding density in 2 must be averaged over all Lecture 6 Introduction to kinetic theory of plasa waves Introduction to kinetic theory So far we have been odeling plasa dynaics using fluid equations. The assuption has been that the pressure can be either

More information

Semiconductor Physics Problems 2015

Semiconductor Physics Problems 2015 Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible

More information

Scattering and bound states

Scattering and bound states Chapter Scattering and bound states In this chapter we give a review of quantu-echanical scattering theory. We focus on the relation between the scattering aplitude of a potential and its bound states

More information

SUPERIOR-ORDER CURVATURE-CORRECTED PROGRAMMABLE VOLTAGE REFERENCES

SUPERIOR-ORDER CURVATURE-CORRECTED PROGRAMMABLE VOLTAGE REFERENCES SUPEIO-ODE CUATUE-COECTED POGAMMABLE OLTAGE EFEENCES Cosin Popa e-ail: cosin@golanapubro Faculty of Electronics and Telecounications, University Politehnica of Bucharest, B dul Iuliu Maniu 1-3, Bucuresti,

More information

Figure 1: Equivalent electric (RC) circuit of a neurons membrane

Figure 1: Equivalent electric (RC) circuit of a neurons membrane Exercise: Leaky integrate and fire odel of neural spike generation This exercise investigates a siplified odel of how neurons spike in response to current inputs, one of the ost fundaental properties of

More information

Ocean 420 Physical Processes in the Ocean Project 1: Hydrostatic Balance, Advection and Diffusion Answers

Ocean 420 Physical Processes in the Ocean Project 1: Hydrostatic Balance, Advection and Diffusion Answers Ocean 40 Physical Processes in the Ocean Project 1: Hydrostatic Balance, Advection and Diffusion Answers 1. Hydrostatic Balance a) Set all of the levels on one of the coluns to the lowest possible density.

More information

Practice 3: Semiconductors

Practice 3: Semiconductors Practice 3: Semiconductors Digital Electronic Circuits Semester A 2012 VLSI Fabrication Process VLSI Very Large Scale Integration The ability to fabricate many devices on a single substrate within a given

More information

ECEN474/704: (Analog) VLSI Circuit Design Spring 2018

ECEN474/704: (Analog) VLSI Circuit Design Spring 2018 ECEN474/704: (Analog) SI Circuit Design Spring 2018 ecture 2: MOS ransistor Modeling Sam Palermo Analog & Mixed-Signal Center exas A&M University Announcements If you haven t already, turn in your 0.18um

More information

Semiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5

Semiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5 Semiconductor Devices C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5 Global leader in environmental and industrial measurement Wednesday 3.2. afternoon Tour around facilities & lecture

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 5: January 25, 2018 MOS Operating Regions, pt. 1 Lecture Outline! 3 Regions of operation for MOSFET " Subthreshold " Linear " Saturation!

More information

Lecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.)

Lecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.) Lecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.) Outline 1. The saturation region 2. Backgate characteristics Reading Assignment: Howe and Sodini, Chapter 4, Section 4.4 6.012 Spring 2009 Lecture

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 7: February 4, 2016 MOS SPICE Models, MOS Parasitic Details Lecture Outline! MOS Capacitances " Extrinsic " Intrinsic! Lumped Capacitance

More information

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

! CMOS Process Enhancements. ! Semiconductor Physics.  Band gaps.  Field Effects. ! MOS Physics.  Cut-off.  Depletion. ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 9, 019 MOS Transistor Theory, MOS Model Lecture Outline CMOS Process Enhancements Semiconductor Physics Band gaps Field Effects

More information

ma x = -bv x + F rod.

ma x = -bv x + F rod. Notes on Dynaical Systes Dynaics is the study of change. The priary ingredients of a dynaical syste are its state and its rule of change (also soeties called the dynaic). Dynaical systes can be continuous

More information

Extensive reading materials on reserve, including

Extensive reading materials on reserve, including Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si

More information

Slanted coupling of one-dimensional arrays of small tunnel junctions

Slanted coupling of one-dimensional arrays of small tunnel junctions JOURNAL OF APPLIED PHYSICS VOLUME 84, NUMBER 1 15 DECEMBER 1998 Slanted coupling of one-diensional arrays of sall tunnel junctions G. Y. Hu Departent of Physics and Astronoy, Louisiana State University,

More information

MOSFET. Id-Vd curve. I DS Transfer curve V G. Lec. 8. Vd=1V. Saturation region. V Th

MOSFET. Id-Vd curve. I DS Transfer curve V G. Lec. 8. Vd=1V. Saturation region. V Th MOSFET Id-Vd curve Saturation region I DS Transfer curve Vd=1V V Th V G 1 0 < V GS < V T V GS > V T V Gs >V T & Small V D > 0 I DS WQ inv WC v WC i V V VDS V V G i T G n T L n I D g V D (g conductance

More information

U V. r In Uniform Field the Potential Difference is V Ed

U V. r In Uniform Field the Potential Difference is V Ed SPHI/W nit 7.8 Electric Potential Page of 5 Notes Physics Tool box Electric Potential Energy the electric potential energy stored in a syste k of two charges and is E r k Coulobs Constant is N C 9 9. E

More information

! PN Junction. ! MOS Transistor Topology. ! Threshold. ! Operating Regions. " Resistive. " Saturation. " Subthreshold (next class)

! PN Junction. ! MOS Transistor Topology. ! Threshold. ! Operating Regions.  Resistive.  Saturation.  Subthreshold (next class) ESE370: ircuitlevel Modeling, Design, and Optimization for Digital Systems Lec 7: September 20, 2017 MOS Transistor Operating Regions Part 1 Today! PN Junction! MOS Transistor Topology! Threshold! Operating

More information