DC Biasing. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59


 Willis Wilson
 1 years ago
 Views:
Transcription
1 Contents Three States of Operation BJT DC Analysis FixedBias Circuit EmitterStabilized Bias Circuit Voltage Divider Bias Circuit DC Bias with Voltage Feedback Various Dierent Bias Circuits pnp Transistors Bias Stabilization Stability Factors Stability of Transistor Circuits with Active Components Practical Applications Relay Driver Transistor Switch Transistor Switching Networks Logic Gates Current Mirror Voltage Level Indicator Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59 DC Biasing Biasing refers to the DC voltages applied to the transistor to put it into active mode, so that it can amplify the AC signal. The DC input establishes an operating point or quiescent point called the Qpoint. Proper DC biasing should try to set the Qpoint towards the middle of active region, e.g., Point B in the gure below. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59
2 Three States of Operation Three States of Operation Proper DC biasing sets the BJT transistor into the active state, so that it can amplify the AC signal. Let us remember the states of the transistor: Active: Operating state of the amplier: IC = βi B. BaseEmitter (BE) junction: forwardbiased (ON). BaseCollector (BC) junction: reversebiased (OFF). CutO: The amplier is basically o. There is no current, i.e., IC = I B = I E = 0 A. BaseEmitter (BE) junction: reversebiased (OFF). BaseCollector (BC) junction: reversebiased (OFF). Saturation: The amplier is saturated. Voltages are xed, e.g., VCE = V CE(sat) = 0 V. Output is distorted, i.e., not the same shape as the input waveform. BaseEmitter (BE) junction: forwardbiased (ON). BaseCollector (BC) junction: forwardbiased (ON). Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59 BJT DC Analysis BJT DC Analysis 1. Draw the DC equivalent circuit (signal frequency is zero, i.e., f = 0) a) Capacitors are open circuit, i.e., X C. b) Kill the AC power sources (shortcircuit AC voltage sources and opencircuit AC current sources). c) Inductors are short circuit or replaced by their DC resistance (winding resistance) if given, i.e., X L Write KVL for the loop which contains BE junction a) Take V BE = V BE(ON) to ensure the transistor is ON (or not in the cuto state). Note: For a pnp transistor, V EB = V BE(ON). b) Determine the base current I BQ (or emitter current I EQ ). 3. Write KVL for the loop which contains CE terminals a) Assume the transistor is in the active state and take I CQ = βi BQ (or I CQ = αi EQ ). b) Calculate V CEQ. c) If V CEQ V CE(sat) then the transistor is in the saturation (SAT) state (i.e., I CQ βi BQ ), so take V CEQ = V CE(sat) and recalculate I CQ. NOTE: Normally, a BJT should not be in the saturation state if it is used as an amplier. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59
3 Most common four commonemitter biasing circuits are given below 1. FixedBias Circuit 2. EmitterStabilized Bias Circuit 3. Voltage Divider Bias Circuit 4. DC Bias with Voltage Feedback Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59 FixedBias Circuit Fixedbias circuit is given below Let us start DC analysis by drawing the DC equivalent circuit as shown below Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59
4 BaseEmitter Loop Let us continue with the BE loop shown below Writing KVL on the BE loop V CC I B R B V BE = 0 and given V BE = V BE(ON), we obtain I BQ as I BQ = V CC V BE(ON) R B Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59 CollectorEmitter Loop Let us continue with the CE loop shown below Writing KVL on the CE loop (i.e., DC loadline equation) V CC I C R C V CE = 0 and given (assuming BJT is in active state) we obtain V CEQ as I CQ = βi BQ V CEQ = V CC I CQ R C Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59
5 Saturation The term saturation is applied to any system where levels have reached their maximum values. A saturated sponge is one that cannot hold another drop of water. For a transistor operating in the saturation region, the current is a maximum value for the particular design. Note that it is in a region where the characteristic curves join and the collectortoemitter voltage is at or below V CE(sat). If we approximate the curves of the left gure by those appearing in the right gure, then the saturation voltage V CE(sat) is assumed to be 0 V, i.e, V CE(sat) = 0 V Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59 For the xedbias conguration shown below, the resulting saturation current (i.e., maximum current) I C(sat) is given by I C(sat) = I C(max) = V CC V CE(sat) R C = V CC R C Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59
6 Example 1: For the gure above, calculate all DC currents and voltages. Solution: Let us nd I BQ, I CQ and V CEQ as follows I BQ = V CC V BE(ON) R B = k I CQ = βi BQ = (50)(47.08µ) = 2.35 ma, = µa, V CEQ = V CC I CQ R C = 12 (2.35m)(2.2k) = 6.83 V. As V CEQ > V CE(sat) = 0 V, transistor is in the active state. Let us also prove it by showing V BCQ < V BC(ON) = 0.7 V as follows V BCQ = V BQ V CQ = V BEQ V CEQ = = 6.13 V < 0.7 V. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59 DC Load Line DC load line equation comes from KVL equation in the CE loop (i.e., output loop). For the xedbias circuit, DC load line equation is given by V CE = V CC I C R C Let us draw the load line over output characteristics curve as shown below. The intersection of the loadline with the output characteristics curve (determined by the base current I BQ ) is the operating point, i.e., Qpoint. The Qpoint is the operating point where the value of R B sets the value of I BQ that controls the values of V CEQ and I CQ. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59
7 Fixedbias load line equation: V CE = V CC I C R C The load line end points are the SATURATION and CUTOFF points, i.e., I C(sat) end point (on the current axis): I C = V CC /R C V CE = 0 V V CE(cutoff) end point (on the voltage axis): V CE = V CC I C = 0 ma Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59 The Eect of I B on the QPoint Movement of the Qpoint with increasing level of I B (or decreasing level of R B ) is shown below. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59
8 The Eect of R C on the QPoint Eect of an increasing level of R C on the load line (slope decreases with increasing R C ) and the Qpoint is shown below. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59 The Eect of V CC on the QPoint Eect of an decreasing level of V CC on the load line (end points gets smaller with decreasing V CC ) and the Qpoint is shown below. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59
9 Example 2: For the xedbias load line above, calculate V CC, R C and R B. Solution: From the gure, I BQ = 25 µa. So, let us nd V CC, R C and R B as follows V CC = V CE(cutoff) = 20 V, R C = V CC = 20 I C(sat) 10m = 2 kω, R B = V CC V BE(ON) I BQ = µ = 772 kω. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59 EmitterStabilized Bias Circuit Adding a resistor to the emitter circuit stabilizes the bias circuit, as shown below. Let us start DC analysis by drawing the DC equivalent circuit as shown below Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59
10 BaseEmitter Loop Let us continue with the BE loop shown below Writing KVL on the BE loop V CC I B R B V BE I E R E = 0 V CC I B R B V BE(ON) (β + 1)I B R E = 0,... as V BE = V BE(ON) and I E = (β + 1)I B in active mode we obtain I BQ as I BQ = V CC V BE(ON) R B + (β + 1)R E Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59 Similarly, we can obtain I EQ directly from the gure below, or dividing the denominator of the I BQ by (β + 1) as follows I EQ = V CC V BE(ON) R B β R E It is generally better to calculate I EQ directly to reduce the number of calculations, especially when there is an emitter resistor R E is connected. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59
11 CollectorEmitter Loop Let us continue with the CE loop shown below Let us write down the KVL equation on the CE loop V CC I C R C V CE I E R E = 0 V CC I C R C V CE I C R E = 0 V CC I C (R C + R E ) V CE = 0 As I CQ = βi BQ = IEQ in active mode, we obtain V CEQ as V CEQ = V CC I CQ (R C + R E )... as I C = αi E = IE in active mode... DC load line equation Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59 DC Load Line DC load line equation comes from KVL equation in the CE loop (i.e., output loop). For the emitterstabilized bias circuit, DC load line equation is given by V CE = V CC I C (R C + R E ) Let us draw the load line over output characteristics curve as shown below. Here, V CE(cutoff) = V CC and I C(sat) is given by I C(sat) = V CC R C + R E The Qpoint is the operating point where the value of R B and R E sets the value of I BQ that controls the values of V CEQ and I CQ. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59
12 Improved Biased Stability Stability refers to a condition in which the currents and voltages remain fairly constant over a wide range of temperatures and transistor beta (β) values. Adding R E resistor to the emitter improves the stability of a transistor. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59 Example 3: For the gure above, calculate all DC currents and voltages. Solution: Let us nd I BQ, I CQ and V CEQ as follows I BQ = V CC V BE(ON) R B + (β + 1)R E = k + (50 + 1)(1k) I CQ = βi BQ = (50)(40.13µ) = 2.01 ma, = µa, V CEQ = VCC I CQ (R C + R E ) = 20 (2.01m)(2k + 1k) = V. As V CEQ > 0 V (V CE(sat) ), transistor is in the active state. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59
13 Voltage Divider Bias Circuit Voltage divider bias circuit is given below Let us start DC analysis by drawing the DC equivalent circuit as shown below Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59 BaseEmitter Loop (Exact Analysis) Let us transform the BE loop circuit shown on the left below to the Thévenin simplied circuit on the right below where the Thévenin voltage V BB and Thévenin resistance R BB are calculated as follows V BB = R BB = R 1 R 2 R 2 R 1 + R 2 V CC... from the gure on the left below... from the gure on the right below Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59
14 Writing KVL on the Thévenin equivalent BE loop shown above V BB I B R BB V BE I E R E = 0 V BB I B R BB V BE(ON) (β + 1)I B R E = 0, we obtain I BQ as Similarly, we obtain I EQ as I BQ = V BB V BE(ON) R BB + (β + 1)R E I EQ = V BB V BE(ON) R BB β R E... as V BE = V BE(ON) and I E = (β + 1)I B in active mode Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59 BaseEmitter Loop (Approximate Analysis) I EQ = V BB V BE(ON) R BB /(β + 1) + R E If we look at the I EQ equation above, we see that if R E R BB, equation simplies to β+1 I EQ = V BB V BE(ON) R E where V BB = R 2 R 1 +R 2 V CC. Approximate approach can be used when (β + 1)R E R BB. Approximate analysis condition can be rewritten as (β + 1)R E 10(R 1 R 2 ). Assuming R 1 > R 2, we know that (R 1 R 2 ) R 2. So, the condition above can be further simplied to βr E 10R 2. Satisfying this condition means that we can safely ignore the base current I B in the DC equivalent circuit and apply the voltage divider rule between R 2 and R 1. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59
15 CollectorEmitter Loop and DC Load Line Analysis on the CE loop (i.e., output loop), is the same as the CE loop analysis of the emitterstabilized circuit. So, V CEQ is given by where I CQ = IEQ. V CEQ = V CC I CQ (R C + R E ) Similarly, DC load line analysis is also the same as the DC load line of the emitterstabilized circuit. So, DC load line equation is given by V CE = V CC I C (R C + R E ) Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59 Example 4: For the gure above, calculate all DC currents and voltages using both exact and approximate analysis. Solution: Let us rst nd the Thévenin voltage V BB and resistance R BB as follows V BB = R 2 R 1 + R 2 V CC = 3.9k 22 = 2 V, 39k + 3.9k R BB = R 1 R 2 = 3.9k 39k = 3.55 kω. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59
16 Now, let us calculate I BQ, I CQ and V CEQ as follows I EQ = V BB V BE(ON) = = 0.85 ma, R BB /(β + 1) + R E 3.55k/( ) + 1.5k I CQ = IEQ = 0.85 ma, V CEQ = VCC I CQ (R C + R E ) = 22 (0.85m)(10k + 1.5k) = V. As βr E 10R 2 (i.e., 210 kω 39 kω), we can use the approximate analysis and ignore I B and R BB as follows I EQ = V BB V BE(ON) = = 0.87 ma, R E 1.5k I CQ = IEQ = 0.87 ma, V CEQ = VCC I CQ (R C + R E ) = 22 (0.87m)(10k + 1.5k) = 12 V. We see that approximate analysis provides close values to the exact analysis. The dierences in I CQ and V CEQ are only 0.02 ma and 0.23 V, respectively. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59 DC Bias with Voltage Feedback Another way to improve the stability of a bias circuit is to add a feedback path from collector to base as shown below Let us start DC analysis by drawing the DC equivalent circuit as shown below Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59
17 BaseEmitter Loop Let us continue with the BE loop shown below We can write KVL equation on the BE loop noting that I C = I C + I B = I E V CC I C R C I B R F V BE I E R E = 0 V CC I E R C and we obtain I EQ as I E β + 1 R F V BE(ON) I E R E = 0, I EQ = V CC V BE(ON) R F β (R C + R E )... as V BE = V BE(ON) and I B = I E β + 1 in active mode Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59 CollectorEmitter Loop Let us continue with the CE loop shown below Let us write down the KVL equation on the CE loop noting that I C = I C + I B V CC I C R C V CE I E R E = 0 V CC I C R C V CE I C R E = 0 V CC I C (R C + R E ) V CE = 0 As I CQ = IEQ in active mode, we obtain V CEQ as... as I C = IE and I C = I C in active mode... DC load line equation V CEQ = V CC I CQ (R C + R E ) Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59
18 DC Load Line Note that I C = I E, and I C = IE in active mode (and β is high). So, DC load line analysis is the same as the DC load line of the emitterstabilized circuit. So, DC load line equation is given by V CE = V CC I C (R C + R E ) Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59 Various Dierent Bias Circuits Example 5: For the gure above, calculate all DC currents and voltages. Solution: Let us nd I EQ, I CQ and V CEQ as follows I EQ = 0 V BE(ON) V EE R B /(β + 1) + R E = I CQ = IEQ = 4.16 ma, k/(90 + 1) + 2k = 4.16 ma, V CEQ = 0 I EQ R E V EE = 20 (4.16m)(2k) = V. As V CEQ > V CE(sat) = 0 V, transistor is in the active state. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59
19 pnp Transistors The analysis for pnp bias transistor circuits is the same as that for npn transistor circuits. The only dierences are that 1. Currents are owing in the opposite direction. 2. Voltages have opposite polarity, e.g., V EB = V BE(ON) = 0.7 V in the active mode. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59 Example 6: For the gure above, calculate all DC currents and voltages. Solution: As βr E 10R 2, i.e., 132 kω 100 kω, we can ignore the base current I B and use the approximate approach. Thus, we can nd V BB, I EQ, I CQ and V CEQ as follows V B R 2 10k = V CC = ( 18) = 3.16 V R 1 + R 2 47k + 10k I EQ 0 V EB V B ( 3.16) = = = 2.46 = 2.24 ma, R E 1.1k 1.1k I CQ = IEQ = 2.24 ma, V ECQ = 0 I CQ (R C + R E ) V CC = (2.24m)(2.4k + 1.1k) ( 18) = V. As V ECQ > V CE(sat) = 0 V, transistor is in the active state. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59
20 Bias Stabilization Bias Stabilization Variation of three BJT (Si) parameters (I CO, β and V BE(ON) ) with temperature are summarized below T I CO β V BE(ON) I CO (reverse saturation current) doubles in value for every 10 C β (transistor current gain) increases with increasing temperature V BE(ON) (forward bias potential of the baseemitter junction) decreases about 2.5 mv per 1 C increase in temperature Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59 Bias Stabilization Variation of the transistor parameters with temperature causes a shift in the operating point (i.e., Qpoint). Figures below (at 25 C on the left and at 100 C on the right) show the shift of the Qpoint (or DC bias point) due to temperature change for a xedbias circuit. at 25 C at 100 C Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59
21 Bias Stabilization Stability Factors Stability of the collector current I C depends on the stability of several parameters like I CO, β, V BE(ON), V CC, R B, R C, etc. A stability factor S is dened for each of the parameters aecting bias stability as follows: S ICO = I C = I C I CO S β = I C β S VBE(ON) = = I C β I C V BE(ON) = I CO β,vbe(on),... constant ICO,V BE(ON),... constant I C V BE(ON) ICO,β,... constant We know that dierential di C is given by the linear map of parameter dierentials as follows di C = I C di CO + I C I CO β dβ + I C dv BE(ON) + V BE(ON) Thus, we obtain the collectorcurrent change I C using the stability factors as follows I C = SICO I CO + S β β + S VBE(ON) V BE(ON) Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59 Bias Stabilization Derivation of Stability Factors (VoltageDivider Bias Circuit) Let us write down the active mode collector current and BEloop KVL equations for the circuit shown above, I C = βi B + (β + 1) I CO V BB = I B R BB + V BE(ON) + (I B + I C )R E Combining the two equations above, we obtain the expression for I C as I C = β ( ) (β + 1) (R BB + R E ) VBB V BE(ON) + R BB + (β + 1) R E R BB + (β + 1) R E I CO Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59
22 Bias Stabilization I C = β ( ) (β + 1) (R BB + R E ) VBB V BE(ON) + R BB + (β + 1) R E R BB + (β + 1) R E I CO 1. From the I C equation above, let us derive S ICO = I C I CO as R BB + R E S ICO = (β + 1) R BB + (β + 1) R E 2. From the I C equation above, let us derive S VBE(ON) = I C V BE(ON) as S VBE(ON) = β R BB + (β + 1) R E 3. In order to derive S β = I C β, let us rst simplify I C equation by letting I CO = 0 I C = β ( ) VBB V BE(ON) R BB + (β + 1) R E Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59 Bias Stabilization Using the simplied I C equation we can express I C1 and I C2 as follows I C1 = β 1 R BB + (β 1 + 1) R E ( VBB V BE(ON) ) I C2 = β 2 R BB + (β 2 + 1) R E ( VBB V BE(ON) ) Thus, using the equations above, let us obrain the ratio I C 2 I C1 I C1 as I C2 I C1 I C1 = β 2 β 1 β 1 R BB + R E R BB + (β 2 + 1) R E From the equation above, we can obtain the ratio I C β by using I C = I C2 I C1 and β = β 2 β 1 as I C β = I C 1 R BB + R E β 1 R BB + (β 2 + 1) R E Thus, as S β = I C β = I C β S β = I C 1 β 1 R BB + R E R BB + (β 2 + 1) R E Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59
23 Bias Stabilization Stability Factors for Other Bias Circuits A. For the xedbias circuit, i.e., by substituting R E = 0 and R BB = R B, the stability factors are given by S ICO = β + 1 S VBE(ON) = β R B S β = I C 1 β 1 B. For the emitterstabilized bias circuit, i.e., R BB = R B and R B R E, the stability factors are given by S ICO = (β + 1) S VBE(ON) = S β = I C 1 β 1 R B + R E β + 1 = R B + (β + 1) R E β R B + (β + 1) R E 1 + (β + 1) R E R B R B + R E R B + (β 2 + 1) R E = I C1 β (β 2 + 1) R E R B Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59 Bias Stabilization C. For the voltagedivider bias circuit with (β + 1)R E 10R BB, the stability factors are given by S ICO = (β + 1) S VBE(ON) = S β = I C 1 β 1 R BB + R E R BB + (β + 1) R E = 1 + R BB R E β R BB + (β + 1) R E = 1 R E R BB + R E R BB + (β 2 + 1) R E = I C1 β 1 β 2 ( 1 + R ) BB R E D. For the voltagefeedback bias circuit, i.e., R BB = R F, replacing R E with R CE = R C + R E and R F R CE, the stability factors are given by S ICO = (β + 1) S VBE(ON) = S β = I C 1 β 1 R F + R CE β + 1 = R F + (β + 1) R CE β R F + (β + 1) R CE 1 + (β + 1) R CE R F R F + R CE R F + (β 2 + 1) R CE = I C1 β (β 2 + 1) R CE R F Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59
24 Bias Stabilization Temperature I CO β V BE(ON) 65 C 0.02 na V 25 C 0.1 na V 100 C 20 na V 175 C 3.3 µa V Example 7: Find and compare the collector current change I C when the temperature rises from 25 C to 100 C for the transistor dened by the table above for the following bias arrangements. a. Fixedbias with R B = 240 kω and I C1 = 2 ma, b. Voltagedivider bias with R E = 4.7 kω, R BB /R E = 2 and I C1 = 2 ma. Solution: From the table above, let us rst calculate I CO, β and V BE(ON) I CO = I CO2 I CO1 = 20n 0.1n = 19.9 na β = β 2 β 1 = = 30 V BE(ON) = V BE(ON)2 V BE(ON)1 = = 0.17 V We are goiung to calculate I C using I C = SICO I CO + S β β + S VBE(ON) V BE(ON) Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59 Bias Stabilization a. Let us calculate the stability factors for the xedbias circuit Thus, I C is given by S ICO = β + 1 = 51 S β = I C 1 β 1 = 2m 50 S VBE(ON) = β R B = k = 0.04 ma = 0.21 mω 1 I C = (51)(19.9n) + (0.04m)(30) + ( 0.21m)( 0.17) = 1.02µ + 1.2m m = ma That means, for the xedbias circuit I C increases to ma at 100 C from 2 ma. b. Let us calculate the stability factors for the voltagedivider bias circuit S ICO R BB = 1 + = = 3 R E ) S β I C1 = β 1 β 2 ( 1 + R BB R E S VBE(ON) = 1 R E = 1 4.7k = 2m (1 + 2) = 1.5 µa (50)(80) = 0.21 mω 1 Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59
25 Bias Stabilization Thus, I C is given by I C = (3)(19.9n) + (1.5µ)(30) + ( 0.21m)( 0.17) = 0.060µ m m = ma That means, for the voltagedivider bias circuit I C increases to 2.08 ma at 100 C from 2 ma. Most of the improvement comes from the reduction in S β. These two results show that voltagedivider bias circuit is much more stable than the xedbias circuit. In other words, adding R E resistor to the emitter leg of the transistor stabilizes the bias circuit. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59 Bias Stabilization Stability of Transistor Circuits with Active Components V BE compensation by using a reversebiased diode at the emitter Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59
26 Bias Stabilization I CO compensation by replacing R 2 with a reversebiased diode I C compensation (without R E ) by using a current mirror Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59 Practical Applications Practical Applications Relay Driver Transistor Switch Transistor Switching Networks Logic Gates Current Mirror Voltage Level Indicator Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59
27 Practical Applications Relay Driver When the transistor turns OFF, a high voltage (given by v L = L (di L /dt)) is induced across the coil as shown above. If its magnitude exceeds the maximum ratings of the transistor, then the semiconductor device will be permanently damaged. This destructive action can be subdued by placing a diode across the coil as shown below. Now, when the transistor turns o, the voltage across the coil will reverse and will forwardbias the diode, placing the diode in its ON state (hence protecting the transistor). Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59 Practical Applications Transistor Switch A transistor can be used as a switch to control the ON and OFF states of the lightbulb in the collector branch of the circuit as shown below. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59
28 Practical Applications Transistor Switching Networks Transistors can also be used as switches for computer and control applications. The circuit shown above can be employed an inverter in computer logic circuitry. Inversion process requires that the Qpoint switch from cuto (V o = V CE(cutoff) = 5 V) to saturation (V o = V CE(sat) = 0 V) along the load line depicted below. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59 Practical Applications The total time required for the transistor to switch from the OFF to the ON state is designated as t on, and he total time required for a transistor to switch from the ON to the OFF state is referred to as t off as shown below. t on and t off are dened by t on = t r + t d t off = t s + t f where t r is the rise time from 10% to 90% of the output, t d is the delay time between the changing state of the input and the beginning of a response at the output, t s is the storage time and and t f the fall time from 90% to 10% of the output. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59
29 Practical Applications Logic Gates The gure above shows a BJT logic OR gate, and similarly The gure below shows a BJT logic AND gate. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59 Practical Applications Current Mirror The current mirror shown below is a DC circuit in which the current through a load is controlled by a current at another point in the circuit. That is, the current through the load is indepedent of the load. Homework 1: For the gure above, show that the load current is equal to the load control current and given by I L = Icontrol = V CC V BE(ON) R where the transistors are identical (Q 1 Q 2 ), i.e., V BE1 (ON) = V BE2 (ON) = V BE(ON) and β 1 = β 2 = β, and current gain β is high, e.g., β 100. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59
30 Practical Applications Voltage Level Indicator The voltage level indicator circuit uses a green LED to indicate when the source voltage is close to its monitoring level of 9 V. The potentiometer is set to establish 5.4 V at the point indicated below. The result is sucient voltage to turn on both the 4.7 V Zener and the transistor and establish a collector current through the LED sucient in magnitude to turn on the green LED. The LED will immediately turn o, revealing that the supply voltage has dropped below 9 V or that the power source has been disconnected (i.e., when the voltage set up by the voltage divider circuit drops below 5.4 V). Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15Mar / 59
Chapter 2  DC Biasing  BJTs
Objectives Chapter 2  DC Biasing  BJTs To Understand: Concept of Operating point and stability Analyzing Various biasing circuits and their comparison with respect to stability BJT A Review Invented
More informationChapter 2.  DC Biasing  BJTs
Chapter 2.  DC Biasing  BJTs Objectives To Understand : Concept of Operating point and stability Analyzing Various biasing circuits and their comparison with respect to stability BJT A Review Invented
More informationBipolar Junction Transistor (BJT)  Introduction
Bipolar Junction Transistor (BJT)  Introduction It was found in 1948 at the Bell Telephone Laboratories. It is a three terminal device and has three semiconductor regions. It can be used in signal amplification
More informationBiasing BJTs CHAPTER OBJECTIVES 4.1 INTRODUCTION
4 DC Biasing BJTs CHAPTER OBJECTIVES Be able to determine the dc levels for the variety of important BJT configurations. Understand how to measure the important voltage levels of a BJT transistor configuration
More informationKOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU  Control and Automation Dept. 1 4 DC BIASING BJTS (CONT D II )
KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU  Control and Automation Dept. 1 4 DC BIASING BJTS (CONT D II ) Most of the content is from the textbook: Electronic devices and circuit theory,
More informationHomework Assignment 08
Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance
More informationDelhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:
Serial : 05LS_EE_B_Analog Electronics_908 CLASS TEST (GATE) Delhi Noida Bhopal Hyderabad Jaipur Lucknow ndore Pune Bhubaneswar Kolkata Patna Web: Email: info@madeeasy.in Ph: 04546 CLASS TEST 089 ELECTCAL
More informationCHAPTER.4: Transistor at low frequencies
CHAPTER.4: Transistor at low frequencies Introduction Amplification in the AC domain BJT transistor modeling The re Transistor Model The Hybrid equivalent Model Introduction There are three models commonly
More informationDelhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:
Serial : ND_EE_NW_Analog Electronics_05088 Delhi Noida Bhopal Hyderabad Jaipur Lucknow ndore Pune Bhubaneswar Kolkata Patna Web: Email: info@madeeasy.in Ph: 04546 CLASS TEST 089 ELECTCAL ENGNEENG Subject
More informationJunction Bipolar Transistor. Characteristics Models Datasheet
Junction Bipolar Transistor Characteristics Models Datasheet Characteristics (1) The BJT is a threeterminal device, terminals are named emitter, base and collector. Small signals, applied to the base,
More informationESE319 Introduction to Microelectronics. BJT Biasing Cont.
BJT Biasing Cont. Biasing for DC Operating Point Stability BJT Bias Using Emitter Negative Feedback Single Supply BJT Bias Scheme Constant Current BJT Bias Scheme Rule of Thumb BJT Bias Design 1 Simple
More informationFigure 1 Basic epitaxial planar structure of NPN. Figure 2 The 3 regions of NPN (left) and PNP (right) type of transistors
Figure 1 Basic epitaxial planar structure of NPN Figure 2 The 3 regions of NPN (left) and PNP (right) type of transistors Lecture Notes: 2304154 Physics and Electronics Lecture 6 (2 nd Half), Year: 2007
More informationESE319 Introduction to Microelectronics. Output Stages
Output Stages Power amplifier classification Class A amplifier circuits Class A Power conversion efficiency Class B amplifier circuits Class B Power conversion efficiency Class AB amplifier circuits Class
More informationElectronic Circuits. Bipolar Junction Transistors. Manar Mohaisen Office: F208 Department of EECE
Electronic Circuits Bipolar Junction Transistors Manar Mohaisen Office: F208 Email: manar.subhi@kut.ac.kr Department of EECE Review of Precedent Class Explain the Operation of the Zener Diode Explain Applications
More informationHomework Assignment 09
Homework Assignment 09 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =
More informationChapter 10 Instructor Notes
G. izzoni, Principles and Applications of lectrical ngineering Problem solutions, hapter 10 hapter 10 nstructor Notes hapter 10 introduces bipolar junction transistors. The material on transistors has
More informationEE 321 Analog Electronics, Fall 2013 Homework #8 solution
EE 321 Analog Electronics, Fall 2013 Homework #8 solution 5.110. The following table summarizes some of the basic attributes of a number of BJTs of different types, operating as amplifiers under various
More informationBasic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati
Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati Module: 2 Bipolar Junction Transistors Lecture4 Biasing
More information(e V BC/V T. α F I SE = α R I SC = I S (3)
Experiment #8 BJT witching Characteristics Introduction pring 2015 Be sure to print a copy of Experiment #8 and bring it with you to lab. There will not be any experiment copies available in the lab. Also
More informationTutorial #4: Bias Point Analysis in Multisim
SCHOOL OF ENGINEERING AND APPLIED SCIENCE DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING ECE 2115: ENGINEERING ELECTRONICS LABORATORY Tutorial #4: Bias Point Analysis in Multisim INTRODUCTION When BJTs
More informationExperiment Determining the beta where it is stable.(6) Analysis and design of dcbiased transistor configurations (9)
Visit http://electronicsclub.cjb.net for more resources DC BIASING BJTs (Analysis & Design) Design Procedure..(3) Limits of operation....(3) BJT modes of operation...(4) The Beta(h FE ).....(5) Experiment
More informationElectronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices
Electronic Circuits 1 Transistor Devices Contents BJT and FET Characteristics Operations 1 What is a transistor? Threeterminal device whose voltagecurrent relationship is controlled by a third voltage
More informationChapter 13 SmallSignal Modeling and Linear Amplification
Chapter 13 SmallSignal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 131 Chapter Goals Understanding of concepts related to: Transistors
More informationDEPARTMENT OF ECE UNIT VII BIASING & STABILIZATION AMPLIFIER:
UNIT VII IASING & STAILIZATION AMPLIFIE:  A circuit that increases the amplitude of given signal is an amplifier  Small ac signal applied to an amplifier is obtained as large a.c. signal of same frequency
More informationTransistor Characteristics and A simple BJT Current Mirror
Transistor Characteristics and A simple BJT Current Mirror Currentoltage (I) Characteristics Device Under Test DUT i v T T 1 R X R X T for test Independent variable on horizontal axis Could force current
More informationCHAPTER 7  CD COMPANION
Chapter 7  CD companion 1 CHAPTER 7  CD COMPANION CD7.2 Biasing of SingleStage Amplifiers This companion section to the text contains detailed treatments of biasing circuits for both bipolar and fieldeffect
More informationBiasing the CE Amplifier
Biasing the CE Amplifier Graphical approach: plot I C as a function of the DC baseemitter voltage (note: normally plot vs. base current, so we must return to EbersMoll): I C I S e V BE V th I S e V th
More informationFinal Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.
Final Exam Name: Max: 130 Points Question 1 In the circuit shown, the opamp is ideal, except for an input bias current I b = 1 na. Further, R F = 10K, R 1 = 100 Ω and C = 1 μf. The switch is opened at
More information7. DESIGN OF ACCOUPLED BJT AMPLIFIERS FOR MAXIMUM UNDISTORTED VOLTAGE SWING
à 7. DESIGN OF ACCOUPLED BJT AMPLIFIERS FOR MAXIMUM UNDISTORTED VOLTAGE SWING Figure. AC coupled common emitter amplifier circuit ü The DC Load Line V CC = I CQ + V CEQ + R E I EQ I EQ = I CQ + I BQ I
More informationAt point G V = = = = = = RB B B. IN RB f
Common Emitter At point G CE RC 0. 4 12 0. 4 116. I C RC 116. R 1k C 116. ma I IC 116. ma β 100 F 116µ A I R ( 116µ A)( 20kΩ) 2. 3 R + 2. 3 + 0. 7 30. IN R f Gain in Constant Current Region I I I C F
More informationKOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU  Control and Automation Dept. 1 4 DC BIASING BJTS (CONT D)
KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU Control and Automation Dept. 1 4 DC BIASING BJTS (CONT D) Most of the content is from the textbook: Electronic devices and circuit theory, Robert
More informationWhereas the diode was a 1junction device, the transistor contains two junctions. This leads to two possibilities:
Part Recall: two types of charge carriers in semiconductors: electrons & holes two types of doped semiconductors: ntype (favor e), ptype (favor holes) for conduction Whereas the diode was a junction
More informationCircle the one best answer for each question. Five points per question.
ID # NAME EE255 EXAM 3 November 8, 2001 Instructor (circle one) Talavage Gray This exam consists of 16 multiple choice questions and one workout problem. Record all answers to the multiple choice questions
More informationECE342 Test 2 Solutions, Nov 4, :008:00pm, Closed Book (one page of notes allowed)
ECE342 Test 2 Solutions, Nov 4, 2008 6:008:00pm, Closed Book (one page of notes allowed) Please use the following physical constants in your calculations: Boltzmann s Constant: Electron Charge: Free
More informationEE 330 Lecture 22. Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits
EE 330 Lecture 22 Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits Exam 2 Friday March 9 Exam 3 Friday April 13 Review Session for Exam 2: 6:00
More informationChapter 5. BJT AC Analysis
Chapter 5. Outline: The r e transistor model CB, CE & CC AC analysis through r e model commonemitter fixedbias voltagedivider bias emitterbias & emitterfollower commonbase configuration Transistor
More informationChapter 9 Bipolar Junction Transistor
hapter 9 ipolar Junction Transistor hapter 9  JT ipolar Junction Transistor JT haracteristics NPN, PNP JT D iasing ollector haracteristic and Load Line ipolar Junction Transistor (JT) JT is a threeterminal
More informationChapter 3 Output stages
Chapter 3 utput stages 3.. Goals and properties 3.. Goals and properties deliver power into the load with good efficacy and small power dissipate on the final transistors small output impedance maximum
More information6.012 Electronic Devices and Circuits
Page 1 of 12 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits FINAL EXAMINATION Open book. Notes: 1. Unless
More information55:041 Electronic Circuits The University of Iowa Fall Final Exam
Final Exam Name: Score Max: 135 Question 1 (1 point unless otherwise noted) a. What is the maximum theoretical efficiency for a classb amplifier? Answer: 78% b. The abbreviation/term ESR is often encountered
More informationElectronic Circuits. Transistor Bias Circuits. Manar Mohaisen Office: F208 Department of EECE
lectronic ircuits Transistor Bias ircuits Manar Mohaisen Office: F208 mail: manar.subhi@kut.ac.kr Department of Review of the Precedent Lecture Bipolar Junction Transistor (BJT) BJT haracteristics and
More informationInput Stage. V IC(max) V BE1. V CE 5(sat ) V IC(min) = V CC +V BE 3 = V EE. + V CE1(sat )
BJT OPAMPs Input Stage The input stage is similar to MOS design. Take a pnp input stage (Q1 Q2) with npn current mirror load (Q3 Q4) and a pnp tail current source (Q5). Then, V IC(max) = V CC V BE1 V
More informationfigure shows a pnp transistor biased to operate in the active mode
Lecture 10b EE215 Electronic Devices and Circuits Asst Prof Muhammad Anis Chaudhary BJT: Device Structure and Physical Operation The pnp Transistor figure shows a pnp transistor biased to operate in the
More informationCARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130
ALETON UNIVESITY FINAL EXAMINATION December 005 DUATION 3 HOUS No. of Students 130 Department Name & ourse Number: Electronics ELE 3509 ourse Instructor(s): Prof. John W. M. ogers and alvin Plett AUTHOIZED
More informationLecture 7: Transistors and Amplifiers
Lecture 7: Transistors and Amplifiers Hybrid Transistor Model for small AC : The previous model for a transistor used one parameter (β, the current gain) to describe the transistor. doesn't explain many
More informationSection 1: Common Emitter CE Amplifier Design
ECE 3274 BJT amplifier design CE, CE with Ref, and CC. Richard Cooper Section 1: CE amp Re completely bypassed (open Loop) Section 2: CE amp Re partially bypassed (gain controlled). Section 3: CC amp (open
More informationSilicon Diffused Darlington Power Transistor
GENERAL DESCRIPTION Highvoltage, monolithic npn power Darlington transistor in a SOT93 envelope intended for use in car ignition systems, DC and AC motor controls, solenoid drivers, etc. QUICK REFERENCE
More informationEE105 Fall 2014 Microelectronic Devices and Circuits
EE05 Fall 204 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 5 Sutardja Dai Hall (SDH) Terminal Gain and I/O Resistances of BJT Amplifiers Emitter (CE) Collector (CC) Base (CB)
More informationThe CommonEmitter Amplifier
c Copyright 2009. W. Marshall Leach, Jr., Professor, Georgia Institute of Technology, School of Electrical and Computer Engineering. The CommonEmitter Amplifier Basic Circuit Fig. shows the circuit diagram
More informationMod. Sim. Dyn. Sys. Amplifiers page 1
AMPLIFIERS A circuit containing only capacitors, amplifiers (transistors) and resistors may resonate. A circuit containing only capacitors and resistors may not. Why does amplification permit resonance
More informationUNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 105: Microelectronic Devices and Circuits Spring 2008 MIDTERM EXAMINATION #1 Time
More informationUniversity of Pittsburgh
University of Pittsburgh Experiment #8 Lab Report The Bipolar Junction Transistor: Characteristics and Models Submission Date: 11/6/2017 Instructors: Dr. Minhee Yun John Erickson Yanhao Du Submitted By:
More informationMod. Sim. Dyn. Sys. Amplifiers page 1
AMPLIFIERS A circuit containing only capacitors, amplifiers (transistors) and resistors may resonate. A circuit containing only capacitors and resistors may not. Why does amplification permit resonance
More informationECE343 Test 2: Mar 21, :008:00, Closed Book. Name : SOLUTION
ECE343 Test 2: Mar 21, 2012 6:008:00, Closed Book Name : SOLUTION 1. (25 pts) (a) Draw a circuit diagram for a differential amplifier designed under the following constraints: Use only BJTs. (You may
More informationForwardActive Terminal Currents
ForwardActive Terminal Currents Collector current: (electron diffusion current density) x (emitter area) diff J n AE qd n n po A E V E V th  e W (why minus sign? is by def.
More informationElectronic Circuits Summary
Electronic Circuits Summary Andreas Biri, DITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent
More informationIntroduction to Transistors. Semiconductors Diodes Transistors
Introduction to Transistors Semiconductors Diodes Transistors 1 Semiconductors Typical semiconductors, like silicon and germanium, have four valence electrons which form atomic bonds with neighboring atoms
More informationassess the biasing requirements for transistor amplifiers
1 INTODUTION In this lesson we examine the properties of the bipolar junction transistor (JT) amd its typical practical characteristics. We then go on to devise circuits in which we can take best advantage
More informationELECTRONICS IA 2017 SCHEME
ELECTRONICS IA 2017 SCHEME CONTENTS 1 [ 5 marks ]...4 2...5 a. [ 2 marks ]...5 b. [ 2 marks ]...5 c. [ 5 marks ]...5 d. [ 2 marks ]...5 3...6 a. [ 3 marks ]...6 b. [ 3 marks ]...6 4 [ 7 marks ]...7 5...8
More informationSOME USEFUL NETWORK THEOREMS
APPENDIX D SOME USEFUL NETWORK THEOREMS Introduction In this appendix we review three network theorems that are useful in simplifying the analysis of electronic circuits: Thévenin s theorem Norton s theorem
More informationBipolar junction transistors
Bipolar junction transistors Find parameters of te BJT in CE configuration at BQ 40 µa and CBQ V. nput caracteristic B / µa 40 0 00 80 60 40 0 0 0, 0,5 0,3 0,35 0,4 BE / V Output caracteristics C / ma
More informationCapacitors Diodes Transistors. PC200 Lectures. Terry Sturtevant. Wilfrid Laurier University. June 4, 2009
Wilfrid Laurier University June 4, 2009 Capacitor an electronic device which consists of two conductive plates separated by an insulator Capacitor an electronic device which consists of two conductive
More informationDATA SHEET. BC556; BC557 PNP general purpose transistors. technický list DISCRETE SEMICONDUCTORS Apr 15
DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D186 Supersedes data of 1997 Mar 27 1999 Apr 15 str 1 FEATURES Low current (max. 100 ma) Low voltage (max. 65 V). APPLICATIONS General purpose switching
More information55:041 Electronic Circuits The University of Iowa Fall Exam 2
Exam 2 Name: Score /60 Question 1 One point unless indicated otherwise. 1. An engineer measures the (step response) rise time of an amplifier as t r = 0.35 μs. Estimate the 3 db bandwidth of the amplifier.
More informationSection 5.4 BJT Circuits at DC
12/3/2004 section 5_4 JT Circuits at DC 1/1 Section 5.4 JT Circuits at DC Reading Assignment: pp. 421436 To analyze a JT circuit, we follow the same boring procedure as always: ASSUME, ENFORCE, ANALYZE
More informationEE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR
EE 23 Lecture 3 THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR Quiz 3 Determine I X. Assume W=u, L=2u, V T =V, uc OX =  4 A/V 2, λ= And the number is? 3 8 5 2? 6 4 9 7 Quiz 3
More informationDATA SHEET. BC556; BC557 PNP general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Mar 27.
DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D186 Supersedes data of 1997 Mar 27 FEATURES Low current (max. 100 ma) Low voltage (max. 65 V). APPLICATIONS General purpose switching and amplification.
More informationID # NAME. EE255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom
ID # NAME EE255 EXAM 3 April 7, 1998 Instructor (circle one) Ogborn Lundstrom This exam consists of 20 multiple choice questions. Record all answers on this page, but you must turn in the entire exam.
More informationBCR191.../SEMB1 BCR191/F/L3 BCR191T/W BCR191S SEMB1. Type Marking Pin Configuration Package BCR191 BCR191F BCR191L3 2=E 2=E 2=E =C 3=C 3=C
PNP Silicon Digital Transistor Switching circuit, inverter, interface circuit, driver circuit Built in bias resistor (R = kω, R = kω ) For 6PIN packages: two (galvanic) internal isolated transistors with
More informationFYSE400 ANALOG ELECTRONICS
YSE400 ANALOG ELECTONCS LECTUE 3 Bipolar Sub Circuits 1 BPOLA SUB CCUTS Bipolar Current Sinks and Sources Transistor operates in forwardactive region. < < sat CE CN max CE < < + BN CN BN max CE N N N
More informationECE342 Test 3: Nov 30, :008:00, Closed Book. Name : Solution
ECE342 Test 3: Nov 30, 2010 6:008:00, Closed Book Name : Solution All solutions must provide units as appropriate. Unless otherwise stated, assume T = 300 K. 1. (25 pts) Consider the amplifier shown
More informationTransistors. Lesson #9 Chapter 4. BME 372 Electronics I J.Schesser
Transistors Lesson #9 hapter 4 252 JT egions of Operation 7.03 6.03 5.03 4.03 3.03 2.03 1.03 0.00 Saturation Active i amps i =50 ma 40 ma 30 ma 20 ma 10 ma 0 ma 0 1 2 3 4 5 6 7 8 9 10 v volts utoff There
More informationClass AB Output Stage
Class AB Output Stage Class AB amplifier Operation Multisim Simulation  VTC Class AB amplifier biasing Widlar current source Multisim Simulation  Biasing 1 Class AB Operation v I V B (set by V B ) Basic
More informationPOLYTECHNIC UNIVERSITY Electrical Engineering Department. EE SOPHOMORE LABORATORY Experiment 2 DC circuits and network theorems
POLYTECHNIC UNIVERSITY Electrical Engineering Department EE SOPHOMORE LABORATORY Experiment 2 DC circuits and network theorems Modified for Physics 18, Brooklyn College I. Overview of Experiment In this
More informationEE 321 Analog Electronics, Fall 2013 Homework #3 solution
EE 32 Analog Electronics, Fall 203 Homework #3 solution 2.47. (a) Use superposition to show that the output of the circuit in Fig. P2.47 is given by + [ Rf v N + R f v N2 +... + R ] f v Nn R N R N2 R [
More informationHomework 6 Solutions and Rubric
Homework 6 Solutions and Rubric EE 140/40A 1. KW Tube Amplifier b) Load Resistor e) Commoncathode a) Input Diff Pair f) CathodeFollower h) Positive Feedback c) Tail Resistor g) Cc d) Av,cm = 1/ Figure
More informationLecture 06: Current Mirrors
Lecture 06: Current Mirrors Analog IC Design Dr. Ryan Robucci Department of Computer Science and Electrical Engineering, UMBC Spring 2015 Dr. Ryan Robucci Lecture VI 1 / 26 Lowered Resistance Looking into
More information6.301 SolidState Circuits Recitation 22: More on Transimpedance Amplifiers, and Intro to Zener Diode References Prof. Joel L.
Recitation 22: More on Transimpedance Amplifiers, and Intro to Zener Diode References Before we leave the topic of transimpedance amplifiers completely, there is one biasing mystery that is worth clearing
More informationPHYS225 Lecture 9. Electronic Circuits
PHYS225 Lecture 9 Electronic Circuits Last lecture Field Effect Transistors Voltage controlled resistor Various FET circuits Switch Source follower Current source Similar to BJT Draws no input current
More informationTransistor amplifiers: Biasing and Small Signal Model
Transistor amplifiers: iasing and Small Signal Model Transistor amplifiers utilizing JT or FT are similar in design and analysis. Accordingly we will discuss JT amplifiers thoroughly. Then, similar FT
More informationECEE 352 Analog Electronics. DC Power Supply Winter 2016
ECEE 352 Analog Electronics DC Power Supply Winter 2016 This Document Produced By: Leo Filippini lf458@drexel.edu Instructor: Prof. Basavaiah basu@coe.drexel.edu TA: Zhihuan Wang zw78@drexel.edu The goal
More informationECE 205: Intro Elec & Electr Circuits
ECE 205: Intro Elec & Electr Circuits Final Exam Study Guide Version 1.00 Created by Charles Feng http://www.fenguin.net ECE 205: Intro Elec & Electr Circuits Final Exam Study Guide 1 Contents 1 Introductory
More informationEE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET
EE 230 Lecture 33 Nonlinear Circuits and Nonlinear Devices Diode BJT MOSFET Review from Last Time: nchannel MOSFET Source Gate L Drain W L EFF Poly Gate oxide nactive psub depletion region (electrically
More informationChapter 13 Bipolar Junction Transistors
Chapter 3 ipolar Junction Transistors Goal. ipolar Junction Transistor Operation in amplifier circuits. 2. Loadline Analysis & Nonlinear Distortion. 3. Largesignal equialent circuits to analyze JT circuits.
More information< HVIGBT MODULE > CMH1200DC34S HIGH POWER SWITCHING USE SiC Hybrid HVIGBT (High Voltage Insulated Gate Bipolar Transistor) Module
< HVIGBT MODULE > I C 2A V CES 7V 2element in a Pack Insulated Type CSTBT SiC SchottkyBarrier Diode AlSiC Baseplate APPLICATION Traction drives, High Reliability Converters / Inverters, DC choppers OUTLINE
More informationVI. Transistor amplifiers: Biasing and Small Signal Model
VI. Transistor amplifiers: iasing and Small Signal Model 6.1 Introduction Transistor amplifiers utilizing JT or FET are similar in design and analysis. Accordingly we will discuss JT amplifiers thoroughly.
More informationDevice Physics: The Bipolar Transistor
Monolithic Amplifier Circuits: Device Physics: The Bipolar Transistor Chapter 4 Jón Tómas Guðmundsson tumi@hi.is 2. Week Fall 2010 1 Introduction In analog design the transistors are not simply switches
More informationSwitching circuits: basics and switching speed
ECE137B notes; copyright 2018 Switching circuits: basics and switching speed Mark Rodwell, University of California, Santa Barbara Amplifiers vs. switching circuits Some transistor circuit might have V
More information5thVersion I C 00 A 00 V VCES
CMHG3XA 5thVersion HVIGBT (High Voltage Insulated Gate Bipolar Transistor) Modules CMHG3XA I C VCES element in pack High Insulated type CSTBT
More informationNotes for course EE1.1 Circuit Analysis TOPIC 10 2PORT CIRCUITS
Objectives: Introduction Notes for course EE1.1 Circuit Analysis 45 Reexamination of 1port subcircuits Admittance parameters for port circuits TOPIC 1 PORT CIRCUITS Gain and port impedance from port
More informationGeneral Purpose Transistors
General Purpose Transistors NPN and PNP Silicon These transistors are designed for general purpose amplifier applications. They are housed in the SOT 33/SC which is designed for low power surface mount
More informationQuick Review. ESE319 Introduction to Microelectronics. and Q1 = Q2, what is the value of V Odm. If R C1 = R C2. s.t. R C1. Let Q1 = Q2 and R C1
Quick Review If R C1 = R C2 and Q1 = Q2, what is the value of V Odm? Let Q1 = Q2 and R C1 R C2 s.t. R C1 > R C2, express R C1 & R C2 in terms R C and ΔR C. If V Odm is the differential output offset
More information< HVIGBT MODULES > CM750HG130R. APPLICATION Traction drives, High Reliability Converters / Inverters, DC choppers CM750HG130R
I C 75A V CES V element in a pack High Insulated type LPTIGBT / Soft Recovery Diode AlSiC baseplate APPLICATION Traction drives, High Reliability Converters / Inverters, DC choppers OUTLINE DRAWING &
More informationENGN3227 Analogue Electronics. Problem Sets V1.0. Dr. Salman Durrani
ENGN3227 Analogue Electronics Problem Sets V1.0 Dr. Salman Durrani November 2006 Copyright c 2006 by Salman Durrani. Problem Set List 1. Opamp Circuits 2. Differential Amplifiers 3. Comparator Circuits
More informationThe Devices. Jan M. Rabaey
The Devices Jan M. Rabaey Goal of this chapter Present intuitive understanding of device operation Introduction of basic device equations Introduction of models for manual analysis Introduction of models
More informationDETAIL "A" #110 TAB (8 PLACES) X (4 PLACES) Y (3 PLACES) TH1 TH2 F O 1 F O 2 DETAIL "A"
MG6Q2YS6A Powerex, Inc., 2 E. Hillis Street, Youngwood, Pennsylvania 156971 (72) 9257272 Compact IGBT Series Module 6 Amperes/ olts A D H J K DETAIL "A" C2E1 E2 C1 B E F W M F Outline Drawing and Circuit
More informationGEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering
NAME: GEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering ECE 4430 First Exam Closed Book and Notes Fall 2002 September 27, 2002 General Instructions: 1. Write on one side of
More informationReview of Band Energy Diagrams MIS & MOS Capacitor MOS TRANSISTORS MOSFET Capacitances MOSFET Static Model
Content MOS Devices and Switching Circuits Review of Band Energy Diagrams MIS & MOS Capacitor MOS TRANSISTORS MOSFET Capacitances MOSFET Static Model A Cantoni 20092013 Digital Switching 1 Content MOS
More informationLecture 150 Simple BJT Op Amps (1/28/04) Page 1501
Lecture 50 Simple BJT Op Amps (/28/04) Page 50 LECTURE 50 SIMPLE BJT OP AMPS (READING: TextGHLM 425434, 453454, AH 249253) INTRODUCTION The objective of this presentation is:.) Illustrate the analysis
More informationExamination paper for TFY4185 Measurement Technique/ Måleteknikk
Page 1 of 14 Department of Physics Examination paper for TFY4185 Measurement Technique/ Måleteknikk Academic contact during examination: Patrick Espy Phone: +47 41 38 65 78 Examination date: 15 August
More information