4H- and 6H- Silicon Carbide in Power MOSFET Design. Md Hasanuzzaman
|
|
- Thomas Wiggins
- 6 years ago
- Views:
Transcription
1 4H- and 6H- ilicon Carbide in Power MOFET esign By Md Hasanuzzaman epartment of Electrical & Computer Engineering The University of Tennessee, Knoxville April 7,
2 Agenda Overview of silicon carbide Comparison of i and ic MOFET Vertical power MOFET model A proposed device structure MOFET temperature model Results Conclusions 2
3 Why ic? Large band gap and high melting point enable high temperature device operations Large break down field enable the fabrication of smaller and compact high voltage power devices Requires smaller cooling system due to High thermal conductivity Extremely radiation hard hows excellent reverse recovery characteristics Excellent mechanical properties make ic ideal for MEM applications High breakdown electric field Wide bandgap High power high temperature device Radiation hard High thermal conductivity High current density 3
4 Why Not ilicon? maller band gap and low melting point enable medium range of temperature device operations ue to lower thermal conductivity, requires larger cooling system maller electric breakdown field limit the device size and voltage hows high leakage current ic i Breakdown Voltage Electric Field Thermal Conductivity On-Resistance Fig: Comparison of i and ic properties 4
5 Physical & Electrical Properties of ic Properties i 6H-iC 4H-iC Bandgap(eV ) ielectric const Breakdown field (V/cm) 6x x x10 6 aturated drift velocity (cm/sec) 1x10 7 2x10 7 2x10 7 Electron mobility (in bulk) (cm 2 /V-sec) a 650 c Hole mobility (in bulk) (cm 2 /V-sec) Thermal conductivity (W/cm- o K) Melting point ( o C) Hardness (kg/mm 2) a=along a-axis, c=along c-axis 5
6 Comparison of Wide Bandgap Materials ic is unique because of its native oxide is io 2, therefore easy to fabricate field effect device Though iamond has the best material properties, it is not suitable for conventional electronic device fabrication. It is very difficult to form oxide in GaN, it is suitable for opto-electronics devices 6 Properties 4H-iC GaN iamond Lattice constant (Å) Thermal expansion (x10-6 ) o C a c ensity (g/cm 3 ) Melting point ( o C) Bandgap (ev) aturated electron velocity (x10 7 cm/s) Mobility (cm 2 /V-s) Electron Hole Breakdown Voltage (x10 5 V/cm) > ielectric constant Resistivity (Ω-cm) Thermal conductivity (W/cm.K) Hardness (kg/mm 2 ) 2130 a
7 Power MOFET design considerations pecific on-resistance has to be kept as low as possible Breakdown voltage has to increase as design requirements Low specific on-resistance reduces power losses and increases efficiency pecific on-resistance increases with the increase of the breakdown voltage A design trade-off has to be made between the specific on-resistance and the voltage rating V R Br = on sp ε. E 2 c 2. q. N = 4V d 2 Br 3 c ε. E.µ R CH n G Oxide Channel R R CH 4H-iC n- drift region 7
8 Power MOFET design considerations (contd.) ic devices demonstrate onehundredth times lower specific onresistance and ten times higher breakdown voltage than the silicon devices for the same device dimensions rift region thickness is ten times lower in silicon carbide compared to silicon device for same voltage rating Mass and volume of heat sink is 15-20% smaller in case of silicon carbide W drift 2V E Br c R CH G Oxide Channel R R CH 4H-iC n- drift region 8
9 Comparison of i & ic Power MOFETs G Oxide R CH Channel R CH R CH G Oxide Channel R CH 4H-iC n- drift region R R n- drift region i-mofet ic-mofet & Heat sink Heat sink for i devices ilicon ilicon-carbide On-Resistance 100 m.ω/cm 2 1 m.ω/cm 2 rift Region Thickness 100 µm 10 µm Operating Temperature 150 o C 500 o C Heat ink Volume & Mass 100% 80-85% evice size 100% 50% 9
10 Future power electronics will be ic! Today s Technology Advantages of ilicon Carbide Payoff Large energy losses Reduce loss by 10x Large improvement in efficiency Limited voltage and power level Low operating temperature (< 150ºC) Large heat sinks & filters Increase power 10 3 x Increase range to 500ºC Reduce size/weight by 3x implify use in electrical grid New applications; eliminate massive heat sinks Lightweight, compact systems 10
11 Potential applications of ic electronics Automotive Utility pace-craft Mining Nuclear power 11 Aircraft
12 Limitations of ic Higher defect densities due to micropipes and dislocations in the crystal orientations Material processing and device fabrication require high temperature process ( o C) evice quality ic wafer is very costly High interface state densities Low inversion layer mobility Power MOFETs in ic are not commercially available rain Current (µa) Micropipes defects 2.5 V =50 mv 2 Wet + NO ry + Wet Gate Voltage (V) Mobility (cm 2 /Vs) 12
13 Atomic structure ic are made by arrangement of covalently bonded tetrahedral i and C atoms 50% carbon atoms and 50 % silicon atoms ic has more than 100 known polytypes Polytype refers to a family of material which has common stoichiometric 13 C i Tetragonal bonding between Locations of i (light) and C carbon and silicon atoms atoms (dark) in ic B A C ite locations for C atoms in (0001) plan
14 Atomic structure (contd.) The arrangement of ic bi-layers is same in 2- but differs in by stacking sequence in 3-3 commonly used polytypes: 3C-iC: Cubic structure, Zincblend, ABCABC. 4H-iC: Hexagonal close packed, ABCBABCB A C A B C A A B C A B C A C 6H-iC: Hexagonal close packed, ABCACBABCAC B A B A B A B A 3C 2H 4H 6H tacking sequences for four different ic polytypes 14
15 evice fabrication:the pathway to success Material Processing Epitaxial Growth opant Activation Interface Engineering evice Fabrication Applications Circuit esign ystem Integration Material Processing evice Fabrication Potential Applications e s i g n F l o w 15
16 rawback of lateral structure for power application Power MOFETs have to handle high voltages and high currents Lateral structure is not suitable for power application Current flows laterally through the channel below the gate oxide No drift region available to hold large voltage No option is available for forward blocking capability Required large W to get large W/L ratio to increase the current capacity G OXIE Channel p-type substrate B Lateral MOFET tructure 16
17 Vertical MOFET for high voltage and high power ource and drain are made on top and bottom of the wafer respectively Current flows vertically from drain to source through drift and channel region rift region supports most of the applied drain voltage Channel region provides the current gain p-n junction between and n- drift region provides forward blocking capability G Oxide Channel 4H-iC n- drift region Vertical MOFET tructure 17
18 Vertical MOFET for high voltage and high power P-bodies can be made either round or hexagonal shaped to get large W Length L can be made very small For same die area, W/L ratio is higher compared to lateral MOFET G Oxide Channel rift region doping can be adjusted to get high breakdown voltage with low onresistance 4H-iC n- drift region 4H-iC is suitable for vertical structure due to higher mobility in vertical direction 18
19 Modeling of vertical IMO structure For analysis the structure is divided into two regions: (i) the channel region, and (ii) the drift region Channel forms in the below the gate oxide where gate voltage controls the channel currents rain current is divided into two channel currents in two p-bodies on both sides rift region begins at the drain and ends at the channel near the oxide layer L G Oxide Region A L s Region B Region C L p W d Cross-section details of VIMO structure used in the model α W j W t M Hasanuzzaman,.K. Islam, L. Tolbert, and Burak Ozpineci, Model imulation and Verification of a Vertical ouble Implanted (IMO) Transistor in 4H-iC, proceedings of the IATE international conference, February 24-26, 2003, Palm pring, CA. 19
20 Modeling of vertical IMO structure (contd.) rift region is divided into three regions Region A: an accumulation region between the p-bodies with small cross-section Region B: a drift region with varying cross-section Region C: a drift region with constant cross-section Current voltage relations for channel region and three drift regions have been developed L G Oxide Region A L s Region B Region C L p W d α W j W t 20
21 Modeling of vertical IMO structure (contd.) Channel Current I ch = 2L Wµ [ 1+ ( µ / 2v L) V ] neff neff sat ch V [ 2C ( V V ) ( C + C ) V ] Where C ox +C do is the total capacitance of the oxide and the body depletion ch Current increases with the decrease of channel length and increase in channel width and voltage ox G T ox do ch L G Oxide Region A L s Region B Region C L p W d α W j W t Gate voltage controls the channel current At saturation, channel current is given by, Ich( sat ) = WvsatCox ( VG VT ) 21
22 Modeling of vertical IMO structure (contd.) rift Region Voltage Total drift region voltage is the sum of the voltages of the three regions, Where, V drift = V A + V B + V C L G Oxide Region A L s Region B L p W d α W j W t V A = W j + W d I ( W j + W d ) E y dy = W ( L s qn d µ n ) I 0 / E C Region C V V B C I WqNd µ n( Ls + 2LP ) I = log WqNd µ n cot α WqNd Ls µ n I / E I = WqN ( W W W L tanα ) t d n j µ ( L d + 2L P P ) I E c C / E C 22
23 Results from the analytical model Voltage and current equations are solved numerically because of the implicit nature of the two sets of equations µ n- ic = 40 cm2 /V.s, t ox = 500 Å ε ox =3.9x8.854x10-12 F/cm The parameter values of 4H-iC are used to evaluate the drain currents A number of output characteristics are obtained for different gate voltages L = 1 µm, W t = 25 µm L p = 15 µm, W j = 5 µm L s = 18 µm V T = 1V 23 Output Characteristics of vertical IMO with 4H-iC parameters
24 Results of analytical model(contd.) Effects of impurity concentrations of drift region and narrow spacing regions have been observed Gate loses its control over the drain current if velocity saturation occurs before the drain pinches off Larger separation reduces the quasi-saturation effect Lower impurity concentrations increase the quasi-saturation effect Transfer characteristics show a clear crossover with temperature variation at a gate voltage of 15V 24 rain currents (Amp) Transfer characteristic of Vertical MO for different temperature T=300 o K Crossover Gate voltage (volts) T=500 o K T=400 o K Transfer Characteristics of VIMO with 4H-iC parameters
25 Model verification using ATLA simulations Vertical MOFET structure in 4H- ic is proposed to verify the analytical model n-rift is doped lightly (4.2x10 15 cm - 3 ) to hold the desired breakdown voltage n+ regions are doped (1.5x10 20 cm -3 ) with Nitrogen is formed by Aluminum implantations (4x10 17 cm -3 ) p-bodies are separated by 20µm Oxide thickness is 500Å rift region thickness is 20µm G Oxide Channel 4H-iC n- drift region Vertical MOFET tructure in 4H-iC 25
26 evice dimensions for the proposed 4H-iC IMO evice dimensions oping Region oping level Impurity Channel width 400 µm n-drift 4x10 15 cm -3 Nitrogen Channel length 1 µm p-bodies 4x10 17 cm -3 Aluminum Oxide thickness 500 Å n+ region (1.5x10 20 cm -3 ) Nitrogen p-bodies separation 20 µm Epilayer thickness 25 µm 26
27 imulation results using ATLA device simulator Analytical model ATLA simulations rain currents 220 ma at V G =10V 232 ma at V G =10V pecific on-resistance 54 mω.cm 2 60 mω.cm 2 Breakdown voltage 2.6kV 2.3kV Output characteristics from ATLA simulator 27 Breakdown voltage variation with gate length
28 imulation results using ATLA device simulator (contd.) Optimum gate width of 20 µm is obtained for minimum specific on-resistance A good agreement between the theoretical and the simulated values of breakdown voltage pecific on-resistance values are in the same magnitude compared to the recently published values Clear quasi-saturation effect has been observed in ATLA simulation Good agreement between the analytical model and the proposed device structure Comparison of theoretical and simulated values of breakdown voltages with drift layer thickness as a parameter 28 Variation of specific on-resistance with gate width
29 Temperature modeling for lateral MOFET I = MOFET channel current, at room temperature I R = Body leakage current I TH = Current change due to the threshold voltage change I R = Current change due to the change of drain and source contact region resistance I is kept constant over the temperature variation The compensating currents incorporate the change in the MOFET's current I total I G I R I TH I R MOFET model with temperature compensation *M. Hasanuzzaman,.K. Islam and L.M. Tolbert, Effects of temperature variation (300 o -600 o K) in MOFET modeling in 6H silicon carbide, olid tate Electronics, Vol 48/1 pp ,
30 Temperature modeling for lateral MOFET(contd.) Total rain Current I = I + I + I + I total R R Where, W I = µ n C ox ( V G V TH ) V / 2 V L I I I R TH R TH [ ] 2 E = nni 3 g qa αat exp Ln N A kt W = µ n C ox L 1 1 = β ' R R [ V TH V TH ] V V I total I G I R I TH I R MOFET model with temperature compensation 30
31 Results of temperature model in 6H-iC The model simulations match perfectly with the measured data at 300 o K The simulations at 600 o K match reasonably with the measured data with minor discrepancies At 300 o K, the drain current is 15µA, whereas it rises to 235µA at 600 o K for a gate voltage V G = 6V rain Currents ( µa) simulated o+x* measured V gs =6V V gs =5V 2 V gs =4V V 0 gs =3V rain-ource Voltage (volts) Output characteristics for simulated and measured data at 300 o K 31 rain Currents ( µa) simulated o+x* measured V gs =6V V gs =5V V gs =4V V gs =3V rain-ource Voltage (volts) Output characteristics for simulated and measured data at 600 o K
32 Results of temperature model in 6H-iC (contd.) Contribution of the compensating currents to the total current change Temperature ( o K) Total Current change (µa) ue to I TH ue to I R ue to I R % 2% 8% % 6% 9% % 15% 7% simulated at V ds =5v --- simulated at V ds =5v 200 rain Currents (µa) 10 5 rain Currents (µa) Gate to ource Voltage (volts) Gate to ource Voltage (volts) Transfer characteristics simulated at drain-source voltage V =5V, temperature 300 o K 32 Transfer characteristics simulated at drain-source voltage V =5V, temperature 600 o K
33 Results of temperature model in 4H- & 6H-iC rain currents of 6H-iC MOFET are greater than their 4H-iC counterparts by a factor of approximately 2.5 Higher mobility of 6H-iC ( 100 cm 2 /V.sec) results in higher drain current of 6H-iC MOFET compared to 4H-iC MOFETs imulation results show a better performance for 6H-iC MOFETs otted line: 4H-iC olid line : 6H-iC otted line: 4H-iC olid line : 6H-iC rain Currents ( µa) V gs =6V V gs =5V rain Currents (µa) o K V gs =4V 4 6 rain-ource Voltage (volts) 8 10 Output characteristics of 4H- & 6H-iC lateral MOFET at 300 o K 300 o K Gate to ource Voltage (Volts) Transfer characteristics of 4H- & 6H-iC lateral MOFET *M. Hasanuzzaman,.K. Islam and L.M. Tolbert, Temperature ependency of MOFET evice Characteristics in 4H- and 6H-ilicon Carbide (ic), to be presented in IR
34 Results of temperature model in 4H- & 6H-iC Threshold voltage changes from 3.2V at 300 o K to 1.2V at 600 o K imulated values of the threshold voltages matches with the measured data Variation of threshold voltage for 4H-iC is predicted using the model Threshold Voltage (volts) simulated o measured Threshold Voltage (volts) H-iC 6H-iC Temperature( o K) Temperature( o K) Threshold voltages obtained from simulation and measurement for different temperature 34 Threshold voltage variation of 4H- & 6H-iC lateral MOFET with temperature
35 Conclusions ilicon carbide is better alternate material for high power and high temperature device application An analytical model for vertical IMO in 4H-iC is developed A device structure is proposed to verify the model A temperature model for lateral MOFET is developed imulation with MOFET temperature model is carried out for 4H- and 6H-iC materials 35
36 Thanks!! 36
The Intrinsic Silicon
The Intrinsic ilicon Thermally generated electrons and holes Carrier concentration p i =n i ni=1.45x10 10 cm-3 @ room temp Generally: n i = 3.1X10 16 T 3/2 e -1.21/2KT cm -3 T= temperature in K o (egrees
More information1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00
1 Name: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND Final Exam Physics 3000 December 11, 2012 Fall 2012 9:00-11:00 INSTRUCTIONS: 1. Answer all seven (7) questions.
More informationLong Channel MOS Transistors
Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended to Metal-Oxide-Semiconductor Field-Effect transistors (MOSFET) by considering the following structure:
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The evices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationCourse Administration. CPE/EE 427, CPE 527 VLSI Design I L04: MOS Transistors. Review: CMOS Process at a Glance
Course Administration CPE/EE 7, CPE 7 VLI esign I L: MO Transistors epartment of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic ( www.ece.uah.edu/~milenka
More informationVLSI Design I; A. Milenkovic 1
Review: implified CMO Inverter Process CPE/EE 7, CPE 7 VLI esign I L: MO Transistor cut line epartment of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic (
More informationFIELD EFFECT TRANSISTORS:
Chapter 10 FIEL EFFECT TRANITOR: MOFET The following overview gures describe important issues related to the most important electronic device. NUMBER OF ACTIVE EVICE/CHIP MOORE' LAW Gordon Moore, co-founder
More informationMOS Transistor I-V Characteristics and Parasitics
ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes
More informationECE-342 Test 2 Solutions, Nov 4, :00-8:00pm, Closed Book (one page of notes allowed)
ECE-342 Test 2 Solutions, Nov 4, 2008 6:00-8:00pm, Closed Book (one page of notes allowed) Please use the following physical constants in your calculations: Boltzmann s Constant: Electron Charge: Free
More informationFIELD-EFFECT TRANSISTORS
FIEL-EFFECT TRANSISTORS 1 Semiconductor review 2 The MOS capacitor 2 The enhancement-type N-MOS transistor 3 I-V characteristics of enhancement MOSFETS 4 The output characteristic of the MOSFET in saturation
More information! PN Junction. ! MOS Transistor Topology. ! Threshold. ! Operating Regions. " Resistive. " Saturation. " Subthreshold (next class)
ESE370: ircuitlevel Modeling, Design, and Optimization for Digital Systems Lec 7: September 20, 2017 MOS Transistor Operating Regions Part 1 Today! PN Junction! MOS Transistor Topology! Threshold! Operating
More informationB.Supmonchai June 26, q Introduction of device basic equations. q Introduction of models for manual analysis.
June 26, 2004 oal of this chapter Chapter 2 MO Transistor Theory oonchuay upmonchai Integrated esign Application Research (IAR) Laboratory June 16th, 2004; Revised June 16th, 2005 q Present intuitive understanding
More informationLecture 04 Review of MOSFET
ECE 541/ME 541 Microelectronic Fabrication Techniques Lecture 04 Review of MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) What is a Transistor? A Switch! An MOS Transistor V GS V T V GS S Ron D
More informationEE 560 MOS TRANSISTOR THEORY
1 EE 560 MOS TRANSISTOR THEORY PART 1 TWO TERMINAL MOS STRUCTURE V G (GATE VOLTAGE) 2 GATE OXIDE SiO 2 SUBSTRATE p-type doped Si (N A = 10 15 to 10 16 cm -3 ) t ox V B (SUBSTRATE VOLTAGE) EQUILIBRIUM:
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 10 MOSFET part 1 guntzel@inf.ufsc.br ual-well Trench-Isolated
More informationEE105 - Fall 2005 Microelectronic Devices and Circuits
EE105 - Fall 005 Microelectronic Devices and Circuits ecture 7 MOS Transistor Announcements Homework 3, due today Homework 4 due next week ab this week Reading: Chapter 4 1 ecture Material ast lecture
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More information6.012 Electronic Devices and Circuits
Page 1 of 10 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits Exam No. 2 Thursday, November 5, 2009 7:30 to
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationCMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor
CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1
More informationLecture 010 ECE4430 Review I (12/29/01) Page 010-1
Lecture 010 4430 Review I (12/29/01) Page 0101 LTUR 010 4430 RVIW I (RAIN: HLM hap. 1) Objective The objective of this presentation is: 1.) Identify the prerequisite material as taught in 4430 2.) Insure
More informationThe Devices: MOS Transistors
The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor
More informationESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. Refinement. Last Time. No Field. Body Contact
ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 6, 01 MOS Transistor Basics Today MOS Transistor Topology Threshold Operating Regions Resistive Saturation
More informationMOS CAPACITOR AND MOSFET
EE336 Semiconductor Devices 1 MOS CAPACITOR AND MOSFET Dr. Mohammed M. Farag Ideal MOS Capacitor Semiconductor Devices Physics and Technology Chapter 5 EE336 Semiconductor Devices 2 MOS Capacitor Structure
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 5: January 25, 2018 MOS Operating Regions, pt. 1 Lecture Outline! 3 Regions of operation for MOSFET " Subthreshold " Linear " Saturation!
More informationCharge Storage in the MOS Structure. The Inverted MOS Capacitor (V GB > V Tn )
The Inverted MO Capacitor (V > V Tn ) We consider the surface potential as Þxed (ÒpinnedÓ) at φ s,max = - φ p φ(x).5 V. V V ox Charge torage in the MO tructure Three regions of operation: Accumulation:
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationScaling Issues in Planar FET: Dual Gate FET and FinFETs
Scaling Issues in Planar FET: Dual Gate FET and FinFETs Lecture 12 Dr. Amr Bayoumi Fall 2014 Advanced Devices (EC760) Arab Academy for Science and Technology - Cairo 1 Outline Scaling Issues for Planar
More informationStudent Number: CARLETON UNIVERSITY SELECTED FINAL EXAMINATION QUESTIONS
Name: CARLETON UNIVERSITY SELECTE FINAL EXAMINATION QUESTIONS URATION: 6 HOURS epartment Name & Course Number: ELEC 3908 Course Instructors: S. P. McGarry Authorized Memoranda: Non-programmable calculators
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals Bond Model of Electrons and Holes Si Si Si Si Si Si Si Si Si Silicon
More informationEE105 - Fall 2006 Microelectronic Devices and Circuits
EE105 - Fall 2006 Microelectronic Devices and Circuits Prof. Jan M. Rabaey (jan@eecs) Lecture 7: MOS Transistor Some Administrative Issues Lab 2 this week Hw 2 due on We Hw 3 will be posted same day MIDTERM
More informationEE130: Integrated Circuit Devices
EE130: Integrated Circuit Devices (online at http://webcast.berkeley.edu) Instructor: Prof. Tsu-Jae King (tking@eecs.berkeley.edu) TA s: Marie Eyoum (meyoum@eecs.berkeley.edu) Alvaro Padilla (apadilla@eecs.berkeley.edu)
More informationDigital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The July 30, 2002 1 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationThe Devices. Devices
The The MOS Transistor Gate Oxyde Gate Source n+ Polysilicon Drain n+ Field-Oxyde (SiO 2 ) p-substrate p+ stopper Bulk Contact CROSS-SECTION of NMOS Transistor Cross-Section of CMOS Technology MOS transistors
More informationECE 342 Electronic Circuits. Lecture 6 MOS Transistors
ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2
More informationLecture 12: MOSFET Devices
Lecture 12: MOSFET Devices Gu-Yeon Wei Division of Engineering and Applied Sciences Harvard University guyeon@eecs.harvard.edu Wei 1 Overview Reading S&S: Chapter 5.1~5.4 Supplemental Reading Background
More informationThe Devices. Jan M. Rabaey
The Devices Jan M. Rabaey Goal of this chapter Present intuitive understanding of device operation Introduction of basic device equations Introduction of models for manual analysis Introduction of models
More informationSemiconductor Physics Problems 2015
Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible
More informationChapter 4 Field-Effect Transistors
Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation
More informationElectronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi
Electronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi Module No. #05 Lecture No. #02 FETS and MOSFETS (contd.) In the previous lecture, we studied the working
More informationECE 342 Electronic Circuits. 3. MOS Transistors
ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More informationMOS Capacitors ECE 2204
MOS apacitors EE 2204 Some lasses of Field Effect Transistors Metal-Oxide-Semiconductor Field Effect Transistor MOSFET, which will be the type that we will study in this course. Metal-Semiconductor Field
More informationFundamentals of the Metal Oxide Semiconductor Field-Effect Transistor
Triode Working FET Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor The characteristics of energy bands as a function of applied voltage. Surface inversion. The expression for the
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 24, 2017 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2017 Khanna Lecture Outline! Semiconductor Physics " Band gaps "
More informationJunction Diodes. Tim Sumner, Imperial College, Rm: 1009, x /18/2006
Junction Diodes Most elementary solid state junction electronic devices. They conduct in one direction (almost correct). Useful when one converts from AC to DC (rectifier). But today diodes have a wide
More informationP. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions
P. R. Nelson 1 ECE418 - VLSI Midterm Exam Solutions 1. (8 points) Draw the cross-section view for A-A. The cross-section view is as shown below.. ( points) Can you tell which of the metal1 regions is the
More informationOperation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS
Operation and Modeling of The MOS Transistor Second Edition Yannis Tsividis Columbia University New York Oxford OXFORD UNIVERSITY PRESS CONTENTS Chapter 1 l.l 1.2 1.3 1.4 1.5 1.6 1.7 Chapter 2 2.1 2.2
More informationECE 340 Lecture 39 : MOS Capacitor II
ECE 340 Lecture 39 : MOS Capacitor II Class Outline: Effects of Real Surfaces Threshold Voltage MOS Capacitance-Voltage Analysis Things you should know when you leave Key Questions What are the effects
More informationQuiz #1 Practice Problem Set
Name: Student Number: ELEC 3908 Physical Electronics Quiz #1 Practice Problem Set? Minutes January 22, 2016 - No aids except a non-programmable calculator - All questions must be answered - All questions
More informationELEC 3908, Physical Electronics, Lecture 27. MOSFET Scaling and Velocity Saturation
ELEC 3908, Physical Electronics, Lecture 27 MOSFET Scaling and Velocity Saturation Lecture Outline Industry push is always to pack more devices on a chip to increase functionality, which requires making
More informationECEN 3320 Semiconductor Devices Final exam - Sunday December 17, 2000
Your Name: ECEN 3320 Semiconductor Devices Final exam - Sunday December 17, 2000 1. Review questions a) Illustrate the generation of a photocurrent in a p-n diode by drawing an energy band diagram. Indicate
More informationR. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition. Figures for Chapter 6
R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition Figures for Chapter 6 Free electron Conduction band Hole W g W C Forbidden Band or Bandgap W V Electron energy Hole Valence
More informationFinal Examination EE 130 December 16, 1997 Time allotted: 180 minutes
Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2
More informationFabrication Technology, Part I
EEL5225: Principles of MEMS Transducers (Fall 2004) Fabrication Technology, Part I Agenda: Microfabrication Overview Basic semiconductor devices Materials Key processes Oxidation Thin-film Deposition Reading:
More information! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 3, 018 MOS Transistor Theory, MOS Model Lecture Outline! CMOS Process Enhancements! Semiconductor Physics " Band gaps " Field Effects!
More informationSpring Semester 2012 Final Exam
Spring Semester 2012 Final Exam Note: Show your work, underline results, and always show units. Official exam time: 2.0 hours; an extension of at least 1.0 hour will be granted to anyone. Materials parameters
More informationcollisions of electrons. In semiconductor, in certain temperature ranges the conductivity increases rapidly by increasing temperature
1.9. Temperature Dependence of Semiconductor Conductivity Such dependence is one most important in semiconductor. In metals, Conductivity decreases by increasing temperature due to greater frequency of
More informationLecture 2 Thin Film Transistors
Lecture 2 Thin Film Transistors 1/60 Announcements Homework 1/4: Will be online after the Lecture on Tuesday October 2 nd. Total of 25 marks. Each homework contributes an equal weight. All homework contributes
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 29, 2019 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2019 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationECE315 / ECE515 Lecture-2 Date:
Lecture-2 Date: 04.08.2016 NMOS I/V Characteristics Discussion on I/V Characteristics MOSFET Second Order Effect NMOS I-V Characteristics ECE315 / ECE515 Gradual Channel Approximation: Cut-off Linear/Triode
More information6.012 Electronic Devices and Circuits Spring 2005
6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) -OPEN BOOK- Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):
More informationSolid State Electronics. Final Examination
The University of Toledo EECS:4400/5400/7400 Solid State Electronic Section elssf08fs.fm - 1 Solid State Electronics Final Examination Problems Points 1. 1. 14 3. 14 Total 40 Was the exam fair? yes no
More informationLECTURE 3 MOSFETS II. MOS SCALING What is Scaling?
LECTURE 3 MOSFETS II Lecture 3 Goals* * Understand constant field and constant voltage scaling and their effects. Understand small geometry effects for MOS transistors and their implications modeling and
More informationSchottky Rectifiers Zheng Yang (ERF 3017,
ECE442 Power Semiconductor Devices and Integrated Circuits Schottky Rectifiers Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Power Schottky Rectifier Structure 2 Metal-Semiconductor Contact The work function
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationLecture 12: MOS Capacitors, transistors. Context
Lecture 12: MOS Capacitors, transistors Context In the last lecture, we discussed PN diodes, and the depletion layer into semiconductor surfaces. Small signal models In this lecture, we will apply those
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationGaN based transistors
GaN based transistors S FP FP dielectric G SiO 2 Al x Ga 1-x N barrier i-gan Buffer i-sic D Transistors "The Transistor was probably the most important invention of the 20th Century The American Institute
More information6.012 Electronic Devices and Circuits
Page 1 of 12 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits FINAL EXAMINATION Open book. Notes: 1. Unless
More informationChapter 2 CMOS Transistor Theory. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan
Chapter 2 CMOS Transistor Theory Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Introduction MOS Device Design Equation Pass Transistor Jin-Fu Li, EE,
More informationSupporting information
Supporting information Design, Modeling and Fabrication of CVD Grown MoS 2 Circuits with E-Mode FETs for Large-Area Electronics Lili Yu 1*, Dina El-Damak 1*, Ujwal Radhakrishna 1, Xi Ling 1, Ahmad Zubair
More informationSession 6: Solid State Physics. Diode
Session 6: Solid State Physics Diode 1 Outline A B C D E F G H I J 2 Definitions / Assumptions Homojunction: the junction is between two regions of the same material Heterojunction: the junction is between
More informationScaling of MOS Circuits. 4. International Technology Roadmap for Semiconductors (ITRS) 6. Scaling factors for device parameters
1 Scaling of MOS Circuits CONTENTS 1. What is scaling?. Why scaling? 3. Figure(s) of Merit (FoM) for scaling 4. International Technology Roadmap for Semiconductors (ITRS) 5. Scaling models 6. Scaling factors
More informationMOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations
ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 10, Number 2, 2007, 189 197 MOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations S. EFTIMIE 1, ALEX. RUSU
More informationEE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region
EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel
More informationECE606: Solid State Devices Lecture 22 MOScap Frequency Response MOSFET I-V Characteristics
EE66: olid tate evices Lecture 22 MOcap Frequency Response MOFET I- haracteristics erhard Klimeck gekco@purdue.edu. Background 2. mall signal capacitances 3. Large signal capacitance 4. Intermediate ummary
More informationAnnouncements. EE105 - Fall 2005 Microelectronic Devices and Circuits. Lecture Material. MOS CV Curve. MOSFET Cross Section
Announcements EE0 - Fall 00 Microelectronic evices and Circuits ecture 7 Homework, due today Homework due net week ab this week Reading: Chapter MO Transistor ecture Material ast lecture iode currents
More informationECE 497 JS Lecture - 12 Device Technologies
ECE 497 JS Lecture - 12 Device Technologies Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 NMOS Transistor 2 ρ Source channel charge density
More informationEE5311- Digital IC Design
EE5311- Digital IC Design Module 1 - The Transistor Janakiraman V Assistant Professor Department of Electrical Engineering Indian Institute of Technology Madras Chennai October 28, 2017 Janakiraman, IITM
More informationLecture 11: MOS Transistor
Lecture 11: MOS Transistor Prof. Niknejad Lecture Outline Review: MOS Capacitors Regions MOS Capacitors (3.8 3.9) CV Curve Threshold Voltage MOS Transistors (4.1 4.3): Overview Cross-section and layout
More informationGATE SOLVED PAPER - EC
03 ONE MARK Q. In a forward biased pn junction diode, the sequence of events that best describes the mechanism of current flow is (A) injection, and subsequent diffusion and recombination of minority carriers
More informationField effect = Induction of an electronic charge due to an electric field Example: Planar capacitor
JFETs AND MESFETs Introduction Field effect = Induction of an electronic charge due to an electric field Example: Planar capacitor Why would an FET made of a planar capacitor with two metal plates, as
More informationMOS Transistor Properties Review
MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO
More informationField-Effect (FET) transistors
Field-Effect (FET) transistors References: Barbow (Chapter 8), Rizzoni (chapters 8 & 9) In a field-effect transistor (FET), the width of a conducting channel in a semiconductor and, therefore, its current-carrying
More information! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 9, 019 MOS Transistor Theory, MOS Model Lecture Outline CMOS Process Enhancements Semiconductor Physics Band gaps Field Effects
More informationElectrical Characteristics of MOS Devices
Electrical Characteristics of MOS Devices The MOS Capacitor Voltage components Accumulation, Depletion, Inversion Modes Effect of channel bias and substrate bias Effect of gate oide charges Threshold-voltage
More informationLecture 3: CMOS Transistor Theory
Lecture 3: CMOS Transistor Theory Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V Characteristics Gate and Diffusion Capacitance 2 Introduction So far, we have treated transistors
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 10/30/2007 MOSFETs Lecture 4 Reading: Chapter 17, 19 Announcements The next HW set is due on Thursday. Midterm 2 is next week!!!! Threshold and Subthreshold
More informationMicroelectronics Part 1: Main CMOS circuits design rules
GBM8320 Dispositifs Médicaux telligents Microelectronics Part 1: Main CMOS circuits design rules Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim! http://www.cours.polymtl.ca/gbm8320/! med-amine.miled@polymtl.ca!
More informationLecture 7 PN Junction and MOS Electrostatics(IV) Metal Oxide Semiconductor Structure (contd.)
Lecture 7 PN Junction and MOS Electrostatics(IV) Metal Oxide Semiconductor Structure (contd.) Outline 1. Overview of MOS electrostatics under bias 2. Depletion regime 3. Flatband 4. Accumulation regime
More informationVLSI Design and Simulation
VLSI Design and Simulation Performance Characterization Topics Performance Characterization Resistance Estimation Capacitance Estimation Inductance Estimation Performance Characterization Inverter Voltage
More informationMetal-oxide-semiconductor field effect transistors (2 lectures)
Metal-ide-semiconductor field effect transistors ( lectures) MOS physics (brief in book) Current-voltage characteristics - pinch-off / channel length modulation - weak inversion - velocity saturation -
More informationLecture 2. Introduction to semiconductors Structures and characteristics in semiconductors
Lecture 2 Introduction to semiconductors Structures and characteristics in semiconductors Semiconductor p-n junction Metal Oxide Silicon structure Semiconductor contact Literature Glen F. Knoll, Radiation
More informationEnergetic particles and their detection in situ (particle detectors) Part II. George Gloeckler
Energetic particles and their detection in situ (particle detectors) Part II George Gloeckler University of Michigan, Ann Arbor, MI University of Maryland, College Park, MD Simple particle detectors Gas-filled
More informationExtensive reading materials on reserve, including
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More informationLecture #23. Warning for HW Assignments and Exams: Make sure your writing is legible!! OUTLINE. Circuit models for the MOSFET
Lecture #23 arning for H Assignments and Exams: Make sure your writing is legible!! OUTLINE MOFET I s. V characteristic Circuit models for the MOFET resistie switch model small-signal model Reference Reading
More informationECE321 Electronics I
EE31 Electronics I Lecture 8: MOSET Threshold Voltage and Parasitic apacitances Payman Zarkesh-Ha Office: EE Bldg. 3B Office hours: Tuesday :-3:PM or by appointment E-mail: payman@ece.unm.edu Slide: 1
More informationELEC 3908, Physical Electronics, Lecture 23. The MOSFET Square Law Model
ELEC 3908, Physical Electronics, Lecture 23 The MOSFET Square Law Model Lecture Outline As with the diode and bipolar, have looked at basic structure of the MOSFET and now turn to derivation of a current
More informationV t vs. N A at Various T ox
V t vs. N A at Various T ox Threshold Voltage, V t 0.9 0.8 0.7 0.6 0.5 0.4 T ox = 5.5 nm T ox = 5 nm T ox = 6 nm m = 4.35 ev, Q ox = 0; V sb = 0 V 0.3 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 Body Doping, N
More information