ECEN326: Electronic Circuits Fall 2017

Size: px
Start display at page:

Download "ECEN326: Electronic Circuits Fall 2017"

Transcription

1 EEN36: Electronic ircuits Fall 07 ecture 5: Frequency esponse a Palero Analo & Mixed-al enter Texas A&M University

2 Announceents HW5 due / Exa /6 9:0-0:0 (0 extra utes) losed book w/ one standard note sheet 8.5 x front & back Br your calculator overs throuh ecture 6 aple Exa posted on website ead azavi hapter

3 Aenda Frequency esponse oncepts Hih-Frequency Models of Transistors Frequency esponse Analysis Procedure E and taes B and G taes and D (Follower) taes ascode taes Differential Pairs Additional Exaples 3

4 Hih Frequency oll-off of Aplifier As frequency of operation creases, the aplifier a decreases This lecture analyzes this frequency response issue H Frequency esponse 4

5 Exaple: Huan oice I Natural oice Telephone yste Natural huan voice spans a frequency rane fro 0Hz to 0KHz, however conventional telephone syste passes frequencies fro 400Hz to 3.5KHz. Therefore phone conversation differs fro face-to-face conversation. 5

6 Exaple: Huan oice II Path traveled by the huan voice to the voice recorder Mh Air ecorder Path traveled by the huan voice to the huan ear Mh Air Ear kull ce the paths are different, the results will also be different. H Frequency esponse 6

7 Ga oll-off: iple ow-pass Filter o Z Z s s s s s s s Z H s o s s s for susoidal steady - state response s j H j j In this siple exaple, as frequency creases the ipedance of decreases and the voltae divider consists of and attenuates to a reater extent at the put. 7

8 Ga oll-off: oon ource =0 D s H s s s D s D D This circuit has a pole at p The capacitive load,, is the culprit for a roll-off sce at hih frequency, it will steal away soe sal current and shunt it to round. 8

9 Frequency esponse of the tae D D ecall the Power is To fd the half - power (-3dB) pot relative to the low - frequency a D D proportional to olv for D oltae D At low frequency, the capacitor is effectively open and the a is flat. As frequency creases, the capacitor tends to a short and the a starts to decrease. A special frequency is ω=/( D ), where the a drops by 3dB (half-power). In this sle-pole circuit, this is also the pole frequency. 9

10 Exaple: elationship between Frequency esponse and tep esponse H s j t t 0 exp u t The relationship is such that as creases, the bandwidth drops and the step response becoes slower. H Frequency esponse 0

11 Bode Plot When we hit a zero, ω zj, the Bode anitude rises with a slope of +0dB/dec. When we hit a pole, ω pj, the Bode anitude falls with a slope of -0dB/dec 0 ) ( p p z z s s s s A s H

12 Exaple: Bode Plot =0 H s s s This circuit has a p D s D The circuit only has one pole (no zero) at /( D ), so the slope drops fro 0 to -0dB/dec as we pass ω p. D pole at H Frequency esponse

13 Pole Identification Exaple I ircuit transfer functions can be well approxiated by consider that if a node the sal path has a sall-sal resistance j and capacitance j parallel to an A round, then it contributes a pole of anitude ( j j ) - p =0 p D p p D H Frequency esponse 3

14 Pole Identification Exaple II D p p p p D H Frequency esponse 4

15 ircuit with Float apacitor The pole of a circuit is coputed by fd the effective resistance and capacitance fro a node to GOUND. The circuit above creates a proble sce neither teral of F is rounded. While we could always derive the transfer function fro the sall-sal odel, there is a useful Miller s Theore which can be used to approxiate the circuit s poles 5

16 6 6 Miller s Theore If A v is the a fro node to, then a float ipedance Z F can be converted to two rounded ipedances Z and Z. v F A Z Z v F A Z Z / H Frequency esponse where should be the sae both circuits A A Z Z Z Z Z Z I I v v F F F F v F F F F A Z Z Z Z Z Z I I should be the sae both circuits

17 Miller Multiplication Z j F Equivalent to an put cap that is Av jf Ao jf Ao the orial ultiplied by Follow a siilar procedure, the put cap is the orial F F A ultiplied by o A o With Miller s theore, we can separate the float capacitor. However, the put capacitor is larer than the orial float capacitor. We call this Miller ultiplication. 7

18 Exaple: Miller Theore A v D D F Note, this is only a (often ood) approxiation of the transfer function Uses only the low-frequency a Nelects a zero D D F D 8

19 Hih-Pass Filter esponse o s s s s s s s Z Z Z The voltae division between a resistor and a capacitor can be confiured such that the a at low frequency is reduced. H Frequency esponse 9

20 Exaple: Audio Aplifier p, 0Hz i i p, 0kHz i 79. 6nF i 00K / nF In order to successfully pass audio band frequencies (0 Hz-0 KHz), lare put and put capacitances are needed. H Frequency esponse 0

21 apacitive oupl vs. Direct oupl apacitive coupl, also known as A coupl, passes A sals fro Y to X while block D contents. This technique allows dependent bias conditions between staes. Direct coupl does not. Allows for hih ( D ) (a), while also allow a hih put stae ate bias for ood put sw Due to direct coupl, ust trade-off A for put stae bias/sw apacitive oupl Direct oupl

22 Typical Frequency esponse ower orner Often due to A coupl Upper orner Often due to load/parasitic capacitors H Frequency esponse

23 Aenda Frequency esponse oncepts Hih-Frequency Models of Transistors Frequency esponse Analysis Procedure E and taes B and G taes and D (Follower) taes ascode taes Differential Pairs Additional Exaples 3

24 Hih-Frequency Bipolar Model b je At hih frequency, capacitive effects coe to play and je are the junction capacitances b represents the base chare to enerate the non-unifor chare profile required for proper operation (hapter 4) H Frequency esponse 4

25 Hih-Frequency Model of Interated Bipolar Transistor ce an terated bipolar circuit is fabricated on top of a substrate, another junction capacitance exists between the collector and substrate, naely. 5

26 Exaple: apacitance Identification H Frequency esponse 6

27 MO Intrsic apacitances For a MO, there exist oxide capacitance fro ate to channel, junction capacitances fro source/dra to substrate, and overlap capacitance fro ate to source/dra. 7

28 Gate Oxide apacitance Partition and Full Model Assu bulk is an A round The ate oxide capacitance is often partitioned between source and dra. In saturation, ~ ate, and ~ 0. They are parallel with the overlap capacitance to for G and GD. H Frequency esponse 8

29 Exaple: apacitance Identification H Frequency esponse 9

30 Transit Frequency Transit frequency, f T, is defed as the frequency where the current a fro put to put drops to. I I I ett the anitude equal toat r r s T H Frequency esponse r r Z T s r r I s Z Nelect T yields I Z I I G T G T Nelect GD G ett the anitude equal toat G s s I Z T yields 30

31 Exaple: Transit Frequency alculation The transit frequency creases draatically as the channel lenth is shrunk, allow for uch faster transistors with MO scal Note, this nelects soe advanced device physics (carrier velocity saturation) which slows this rate of frequency crease W nox G TH G Wox (talked ab 474) 3 W nox G TH f T T Wox 3 3n G TH ft 4 f G n T T 65n TH G 400c 00 6GHz /(. s) H Frequency esponse 3

32 Aenda Frequency esponse oncepts Hih-Frequency Models of Transistors Frequency esponse Analysis Procedure E and taes B and G taes and D (Follower) taes ascode taes Differential Pairs Additional Exaples 3

33 Analysis uary The frequency response refers to the anitude of the transfer function. Bode s approxiation siplifies the plott of the frequency response if poles and zeros are known. In eneral, it is possible to associate a pole with each node the sal path. Miller s theore helps to decopose float capacitors to rounded eleents. Bipolar and MO devices exhibit various capacitances that liit the speed of circuits. H Frequency esponse 33

34 Hih Frequency ircuit Analysis Procedure Detere which capacitor ipact the low-frequency reion of the response and calculate the low-frequency pole (nelect transistor capacitance). alculate the idband a by replac the capacitors with short circuits (nelect transistor capacitance). Include transistor capacitances. Mere capacitors connected to A rounds and oit those that play no role the circuit. Detere the hih-frequency poles and zeros. Plot the frequency response us Bode s rules or exact analysis. H Frequency esponse 34

35 Aenda Frequency esponse oncepts Hih-Frequency Models of Transistors Frequency esponse Analysis Procedure E and taes B and G taes and D (Follower) taes ascode taes Differential Pairs Additional Exaples 35

36 Frequency esponse of tae with Bypassed Deeneration Input A oupl X X s X s i X is s i i The put A coupl fors a hih-pass filter which should be desed for a certa iu cut-off frequency H Frequency esponse 36

37 frequency - off should also be desed to set the iu cut The pole frequency b p b b D b D X s s s 37 Frequency esponse of tae with Bypassed Deeneration Ma Aplifier In order to crease the idband a, a capacitor b is placed parallel with s. 37 H Frequency esponse

38 Unified Model for E and taes H Frequency esponse 38

39 39 39 Unified Model Us Miller s Theore H Frequency esponse Y X Thev Thev r r r DB G D GD Y D GD X Thev Thev

40 Unified Model Us Miller s Theore p, p, Thev XY XY H Frequency esponse 40

41 Exaple: E tae =k I 00 A ff 0 ff 30 ff p, p, 56MHz.59GHz The put pole is the bottleneck for speed. H Frequency esponse 4

42 Exaple: Half Width tae W X p, p, XY XY W ox G TH In 474 we will learn that all MO caps are W DB G Wox W 3 W A D GD j P D ov jsw ov W F a, reduces by / Assu is still hih: The put pole creases by ~4X The put pole creases by ~x onstant a-bandwidth product! H Frequency esponse 4

43 Direct Analysis of E and taes For a detailed direct sall-sal analysis, see azavi.4.4 as b Direct analysis yields different pole locations and an extra zero. H Frequency esponse s a ThevXY XY s s s bs p p p p p p Us a "doant pole"approxiation as Thev XY as s bs p Thev b XY p and s Thev bs To fd the poles, we can write where p p s p b a XY p p s Exact Expression 43

44 Direct Analysis of E and taes w/ Doant Pole Approxiation p p XY Thev Thev XY XY Thev Thev XY Thev z XY XY XY p will be lower due to the additional ter p is at a uch hiher frequency due to pole splitt Discussed ore when we talk ab stability H Frequency esponse 44

45 Exaple: E and Direct Analysis (Doant Pole Approxiation) Thev G, DB, XY r DB O r O GD GD p p r r r r O ro ro XY ro ro ( r O O r O XY XY O XY O ( XY XY ) ) H Frequency esponse 45

46 Exaple: oparison Between Different Methods 0 G GD DB ff 00 ff 50 ff 50 K iple Miller theore analysis vastly overestiates the put pole at a lower frequency Miller s Exact Doant Pole p, 57MHz p, 64MHz p, 49MHz p, 48MHz 4.53GHz p, 4.79GHz p, 46 46

47 Input Ipedance of E and taes Z s r Z G D GD s Z At low frequencies : has a pole at r r Approxiate as purely capacitive 47

48 Aenda Frequency esponse oncepts Hih-Frequency Models of Transistors Frequency esponse Analysis Procedure E and taes B and G taes and D (Follower) taes ascode taes Differential Pairs Additional Exaples 48

49 ow Frequency esponse of B and G taes A = re s is s i As with E and staes, the use of capacitive coupl leads to low-frequency roll-off B and G staes (althouh a B stae is shown above, a G stae is siilar). H Frequency esponse 49

50 Frequency esponse of B tae r O p, X X X p, Y Y No Miller effect Input pole is ~f T (very hih frequency) Y H Frequency esponse 50

51 Frequency esponse of G tae p, Xr O X G B X r O p, Y Y GD Y DB iilar to a B stae, the put pole is on the order of f T, so rarely a speed bottleneck. H Frequency esponse 5

52 Exaple: G tae Pole Identification r O MOFET aps p, X B GD p, Y DB GD G DB H Frequency esponse 5

53 Exaple: Frequency esponse of G tae B G GD ff 80 ff DB ff K d H Frequency esponse p, X p, Y 5.3GHz 44MHz Input pole is ~f T Output pole liits bandwidth 53 53

54 Aenda Frequency esponse oncepts Hih-Frequency Models of Transistors Frequency esponse Analysis Procedure E and taes B and G taes and D (Follower) taes ascode taes Differential Pairs Additional Exaples 54

55 Eitter and ource Followers The follow will discuss the frequency response of eitter and source followers us direct analysis, as this circuit typically has poles that are close toether Eitter follower is treated first and source follower is derived easily by allow r to o to fity 55

56 Direct Analysis of Eitter Follower For detailed analysis, see azavi.6 Assu that as a s bs b H Frequency esponse r r z Generally, this yields close poles, necessitat a direct solution approach 56

57 Direct Analysis of ource Follower tae Tak r G GD B as G bs s a b GD GD G GD GD B B G B H Frequency esponse 57

58 Exaple: Frequency esponse of ource Follower G GD DB ff 50 ff 80 ff 00 ff 50 H Frequency esponse p p.79ghz.79ghz j j.57ghz.57ghz oplex onjuate Poles 58 58

59 59 59 Exaple: ource Follower bs as s G ) )( ( DB GD B GD GD DB GD B G GD G GD b a H Frequency esponse r O

60 Input apacitance of Eitter/ource Follower r O Us Miller Theore with A v GD G H Frequency esponse 60

61 Exaple: ource Follower Input apacitance GD r O r O G H Frequency esponse 6

62 Output Ipedance of Eitter Follower Need to consider the put resistance of the previous stae, Nelect H Frequency esponse I X X r r ow Frequency: r s s Hih Frequency: r r e Output ipedance enerally oes up w/ frequency! 6

63 Output Ipedance of ource Follower Nelect GD Output ipedance enerally oes up w/ frequency! I X X G G s s ow Frequency: Hih Frequency: H Frequency esponse 63

64 Active Inductor If < / (not usually true) Eitter Follower z r p r r If > / (eneral case) ource Follower z p G G The plot above shows the put ipedance of eitter and source followers. ce a follower s priary duty is to lower the driv ipedance ( >/ ), the active ductor characteristic on the riht is usually observed. H Frequency esponse 64

65 Exaple: Output Ipedance r O M 3 only I X X r G 3 r s O O G 3 s 3 Note: This nelects the capacitors fro M and M H Frequency esponse 65

66 Aenda Frequency esponse oncepts Hih-Frequency Models of Transistors Frequency esponse Analysis Procedure E and taes B and G taes and D (Follower) taes ascode taes Differential Pairs Additional Exaples 66

67 Frequency esponse of ascode tae Assue (W/) = (W/) A v, XY For cascode staes, there are three poles and Miller ultiplication is saller than the E/ stae. H Frequency esponse x XY 67

68 68 68 Poles of Bipolar ascode, r X p, Y p, p H Frequency esponse oparable to f T

69 69 69 Poles of MO ascode, GD G X p, B GD G DB Y p, GD DB p H Frequency esponse

70 Exaple: Frequency esponse of ascode G GD DB K ff ff ff H Frequency esponse p, X p, Y p,.95ghz.73ghz 44MHz opare to siple p, p, Now put pole sets the bandwidth, and it has creased by 67% 64MHz Exact GHz

71 H 0 Differential Aplifiers 7 H Frequency esponse 7 MO ascode Exaple, GD G X p 3 3, DB GD GD G DB Y p, GD DB p Allows for a saller M Iproves put pole owers poles at nodes X and Y, but they should still be relatively hih

72 I/O Ipedance of Bipolar ascode A Z r s Z s (Nelect ) 7

73 I/O Ipedance of MO ascode 0 Z G (Nelect ) H Frequency esponse GD s Z GD DB 73 s

74 ascode Frequency esponse Take-Away Pots ascode aplifiers offer two ood properties Hih put ipedance to serve as a ood current source and/or aplifier eduction of the Miller effect and better hih-frequency perforance Ma cost is hiher voltae headroo to keep cascode transistor saturation Ipacts axiu put sw and distortion perforance 74

75 Aenda Frequency esponse oncepts Hih-Frequency Models of Transistors Frequency esponse Analysis Procedure E and taes B and G taes and D (Follower) taes ascode taes Differential Pairs Additional Exaples 75

76 Bipolar Differential Pair Frequency esponse Half ircuit b s a ThevXY XY Thev XY Thev XY as where s Thev bs XY ce bipolar differential pair can be analyzed us halfcircuit, its transfer function, I/O ipedances, locations of poles/zeros are the sae as that of the half circuit s (lide 43). H Frequency esponse 76

77 MO Differential Pair Frequency esponse Half ircuit ce MO differential pair can be analyzed us half-circuit, its transfer function, I/O ipedances, locations of poles/zeros are the sae as that of the half circuit s (lide 43). H Frequency esponse 77

78 78 78 Exaple: MO Differential Pair 3 3, , 3, ] ) / ( [ GD DB D p B GD G DB Y p GD G X p

79 oon Mode Frequency esponse M D D s s s ss will lower the total ipedance between pot P to round at hih frequency, lead to hiher M a which derades the M rejection ratio

80 Tail Node apacitance ontribution DB3 ource-body apacitance of M, M Dra-Body apacitance of M 3 Gate-Dra apacitance of M 3 M 3 is often a lare (wide) transistor order to have a sall copliance ( D ) voltae Watch for deraded hih-frequency M! H Frequency esponse 80

81 Aenda Frequency esponse oncepts Hih-Frequency Models of Transistors Frequency esponse Analysis Procedure E and taes B and G taes and D (Follower) taes ascode taes Differential Pairs Additional Exaples 8

82 Exaple: apacitive oupl (ow-frequency ut-off) I I.75A.3A 54Hz r B The hihest low-frequency pole ( = 54Hz) will set the low-frequency cut-off To fd : Y Thev s s s s B r E Hz

83 Exaple: I Aplifier ow Frequency Des MHz D A v F A v k D k.30k MHz The hihest low-frequency pole ( = 37.MHz) will set the low-frequency cut-off H Frequency esponse 83

84 Exaple: I Aplifier Midband Des 50 A v v v A v X A v A A v v D dB 3.77 H Frequency esponse 84 84

85 Exaple: I Aplifier Hih Frequency Des To et an accurate estiate for p and p, use the doant pole approxiation expressions on lide 44 p p Av GD G D GD Av GD G D GD D G GD DB GD where G GD G A v MHz.99GHz H Frequency esponse 85

86 Exaple: I Aplifier Hih Frequency Des H Frequency esponse 86 MHz A GHz MHz DB v GD D p p p

87 Next Tie Feedback azavi hapter 87

Chapter 11 Frequency Response. EE105 - Spring 2007 Microelectronic Devices and Circuits. High Frequency Roll-off of Amplifier. Gain Roll-off Thru C L

Chapter 11 Frequency Response. EE105 - Spring 2007 Microelectronic Devices and Circuits. High Frequency Roll-off of Amplifier. Gain Roll-off Thru C L EE05 - Spr 2007 Microelectronic Devices and ircuits ecture 9 Frequency Response hapter Frequency Response. General onsiderations.2 Hih-Frequency Models of Transistors.3 Frequency Response of S Staes.4

More information

Lecture 21. REMINDERS Review session: Fri.11/9,3 5PMin306Soda in 306 (HP Auditorium) Midterm #2 (Thursday 11/15, 3:30 5PM in Sibley Auditorium)

Lecture 21. REMINDERS Review session: Fri.11/9,3 5PMin306Soda in 306 (HP Auditorium) Midterm #2 (Thursday 11/15, 3:30 5PM in Sibley Auditorium) Lecture EMINES eiew session: Fri./9,3 5PM306Soda 306 (HP Auditoriu) Midter # (Thursday /5, 3:30 5PM Sibley Auditoriu) OUTLINE Frequency esponse eiew of basic concepts hih frequency MOSFET odel S stae G

More information

ECEN326: Electronic Circuits Fall 2017

ECEN326: Electronic Circuits Fall 2017 ECEN36: Electronic Circuits Fall 07 Lecture 7: Feedback Sa Palero Analo & Mixed-Sal Center Texas A&M University Announceents Hoework 7 due /9 Exa 3 / 8:00-0:00 Closed book w/ one standard note sheet 8.5

More information

Lab 4: Frequency Response of CG and CD Amplifiers.

Lab 4: Frequency Response of CG and CD Amplifiers. ESE 34 Electronics aboratory B Departent of Electrical and Coputer Enineerin Fall 2 ab 4: Frequency esponse of CG and CD Aplifiers.. OBJECTIVES Understand the role of input and output ipedance in deterinin

More information

Mixed Signal IC Design Notes set 4: Broadband Design Techniques

Mixed Signal IC Design Notes set 4: Broadband Design Techniques Mixed Sal C Des Notes set 4: Broadband Des Techniques Mark odwell University of California, Santa Barbara rodwell@ece.ucsb.edu 805-893-3244, 805-893-3262 fax Gett ore bandwidth At this pot we have learned

More information

HY:433 Σχεδίαση Αναλογικών/Μεικτών και Υψισυχνών Κυκλωμάτων

HY:433 Σχεδίαση Αναλογικών/Μεικτών και Υψισυχνών Κυκλωμάτων HY:433 Σχεδίαση Αναλογικών/Μεικτών και Υψισυχνών Κυκλωμάτων «Low Noie Aplifier» Φώτης Πλέσσας fplea@e-ce.uth.r F eceiver Antenna BPF LNA BPF Mixer BPF3 IF Ap Deodulator F front end LO LNA De Conideration

More information

ECEG 351 Electronics II Spring 2017

ECEG 351 Electronics II Spring 2017 ECEG 351 Electronics Sprin 017 Review Topics for Exa #3 Please review the Exa Policies section of the Exas pae at the course web site. You should especially note the followin: 1. You will be allowed to

More information

Section J8b: FET Low Frequency Response

Section J8b: FET Low Frequency Response ection J8b: FET ow Frequency epone In thi ection of our tudie, we re o to reiit the baic FET aplifier confiuration but with an additional twit The baic confiuration are the ae a we etiated ection J6 of

More information

Example: High-frequency response of a follower

Example: High-frequency response of a follower Example: Hih-requency response o a ollower o When body eects are cluded, db actually appears between dra and round. ce both termals o db are rounded, it does not aect the circuit. o d is also between the

More information

ECEG 351 Electronics II Spring 2017

ECEG 351 Electronics II Spring 2017 G 351 lectronics Sprin 2017 Review Topics for xa #1 Please review the xa Policies section of the xas pae at the course web site. Please especially note the followin: 1. You will be allowed to use a non-wireless

More information

EE 330 Lecture 33. Basic amplifier architectures Common Emitter/Source Common Collector/Drain Common Base/Gate. Basic Amplifiers

EE 330 Lecture 33. Basic amplifier architectures Common Emitter/Source Common Collector/Drain Common Base/Gate. Basic Amplifiers 33 Lecture 33 asic aplifier architectures oon itter/source oon ollector/drain oon ase/gate asic plifiers nalysis, Operation, and Desin xa 3 Friday pril 3 eview Previous Lecture Two-Port quivalents of Interconnected

More information

Lecture 10 OUTLINE. Reading: Chapter EE105 Spring 2008 Lecture 10, Slide 1 Prof. Wu, UC Berkeley

Lecture 10 OUTLINE. Reading: Chapter EE105 Spring 2008 Lecture 10, Slide 1 Prof. Wu, UC Berkeley Lecture 0 OUTLIN BJT Aplifiers (3) itter follower (Coon-collector aplifier) Analysis of eitter follower core Ipact of source resistance Ipact of arly effect itter follower with biasin eadin: Chapter 5.3.3-5.4

More information

Lecture 36: MOSFET Common Drain (Source Follower) Amplifier.

Lecture 36: MOSFET Common Drain (Source Follower) Amplifier. Whites, EE 320 Lecture 36 Pae 1 of 10 Lecture 36: MOSFET Coon Drain (Source Follower) Aplifier. The third, and last, discrete-for MOSFET aplifier we ll consider in this course is the coon drain aplifier.

More information

EE5900 Spring Lecture 4 IC interconnect modeling methods Zhuo Feng

EE5900 Spring Lecture 4 IC interconnect modeling methods Zhuo Feng EE59 Spring Parallel LSI AD Algoriths Lecture I interconnect odeling ethods Zhuo Feng. Z. Feng MTU EE59 So far we ve considered only tie doain analyses We ll soon see that it is soeties preferable to odel

More information

General Considerations Miller Effect Association of Poles with Nodes Common Source Stage Source Follower Differential Pair

General Considerations Miller Effect Association of Poles with Nodes Common Source Stage Source Follower Differential Pair Frequency epone of Aplifier General onideration Miller Effect Aociation of Pole with Node oon ource tage ource Follower ifferential Pair Haan Abouhady Univerity of Pari I eference B. azavi, eign of Analog

More information

Chapter 2. Small-Signal Model Parameter Extraction Method

Chapter 2. Small-Signal Model Parameter Extraction Method Chapter Sall-Signal Model Paraeter Extraction Method In this chapter, we introduce a new paraeter extraction technique for sall-signal HBT odeling. Figure - shows the sall-signal equivalent circuit of

More information

EECE488: Analog CMOS Integrated Circuit Design. Introduction and Background

EECE488: Analog CMOS Integrated Circuit Design. Introduction and Background EECE488: Analo CMOS Interated Circuit Desin Introduction and Backround Shahriar Mirabbasi Departent of Electrical and Coputer Enineerin University of British Colubia shahriar@ece.ubc.ca Technical contributions

More information

Introduction to CMOS RF Integrated Circuits Design

Introduction to CMOS RF Integrated Circuits Design Introduction to CMO F Interated Circuit Dein III. Low Noie Aplifier Introduction to CMO F Interated Circuit Dein Fall 0, Prof. JianJun Zhou III- Outline Fiure of erit Baic tructure Input and output atchin

More information

PH 222-2C Fall Electromagnetic Oscillations and Alternating Current. Lectures 18-19

PH 222-2C Fall Electromagnetic Oscillations and Alternating Current. Lectures 18-19 H - Fall 0 Electroagnetic Oscillations and Alternating urrent ectures 8-9 hapter 3 (Halliday/esnick/Walker, Fundaentals of hysics 8 th edition) hapter 3 Electroagnetic Oscillations and Alternating urrent

More information

Chapter 28: Alternating Current

Chapter 28: Alternating Current hapter 8: Alternating urrent Phasors and Alternating urrents Alternating current (A current) urrent which varies sinusoidally in tie is called alternating current (A) as opposed to direct current (D).

More information

55:041 Electronic Circuits

55:041 Electronic Circuits 55:04 Electronic ircuit Frequency epone hapter 7 A. Kruger Frequency epone- ee page 4-5 of the Prologue in the text Important eview co Thi lead to the concept of phaor we encountered in ircuit In Linear

More information

ECEN474: (Analog) VLSI Circuit Design Fall 2012

ECEN474: (Analog) VLSI Circuit Design Fall 2012 EEN474: (Aalo) VS ircuit Desi Fall 0 ecture 3: Three urret Mirror OTA Sa Palero Aalo & Mixed-Sial eter Texas A&M Uiersity Aouceets & Aeda H4 due edesday 0/3 Exa Friday / Siple OTA Reiew Three urret Mirror

More information

6.012 Electronic Devices and Circuits Spring 2005

6.012 Electronic Devices and Circuits Spring 2005 6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) -OPEN BOOK- Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):

More information

EE 434 Lecture 16. Small signal model Small signal applications in amplifier analysis and design

EE 434 Lecture 16. Small signal model Small signal applications in amplifier analysis and design EE 434 Lecture 16 Sall sinal odel Sall sinal applications in aplifier analysis and desin Quiz 13 The of an n-channel OS transistor that has a quiescent current of 5A was easured to be 10A/. If the lenth

More information

EE 435 Lecture 13. Cascaded Amplifiers. -- Two-Stage Op Amp Design

EE 435 Lecture 13. Cascaded Amplifiers. -- Two-Stage Op Amp Design EE 435 Lecture 13 ascaded Amplifiers -- Two-Stae Op Amp Desin Review from Last Time Routh-Hurwitz Stability riteria: A third-order polynomial s 3 +a 2 s 2 +a 1 s+a 0 has all poles in the LHP iff all coefficients

More information

Polytech Montpellier MEA4 M2 EEA Systèmes Microélectroniques. Analog IC Design

Polytech Montpellier MEA4 M2 EEA Systèmes Microélectroniques. Analog IC Design Analo C Desin - Academic year 05/06 - Session 3 04/0/5 Polytech Montellier MEA4 M EEA Systèmes Microélectroniques Analo C Desin From transistor in to current sources Pascal Nouet 05/06 - nouet@lirmm.fr

More information

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution ECE-342 Test 3: Nov 30, 2010 6:00-8:00, Closed Book Name : Solution All solutions must provide units as appropriate. Unless otherwise stated, assume T = 300 K. 1. (25 pts) Consider the amplifier shown

More information

V DD. M 1 M 2 V i2. V o2 R 1 R 2 C C

V DD. M 1 M 2 V i2. V o2 R 1 R 2 C C UNVERSTY OF CALFORNA Collee of Enineerin Department of Electrical Enineerin and Computer Sciences E. Alon Homework #3 Solutions EECS 40 P. Nuzzo Use the EECS40 90nm CMOS process in all home works and projects

More information

ECEN474/704: (Analog) VLSI Circuit Design Spring 2018

ECEN474/704: (Analog) VLSI Circuit Design Spring 2018 EEN474/704: (nal) VSI ircuit Desin Sprin 0 ecture 3: Flded ascde & Tw Stae Miller OT Sa Paler nal & Mixed-Sinal enter Texas &M University nnunceents Exa dates reinder Exa is n pr. 0 Exa 3 is n May 3 (3PM-5PM)

More information

Chapter 5 Impedance Matching and Tuning

Chapter 5 Impedance Matching and Tuning 3/25/29 section 5_1 Match with umped Elements 1/3 Chapter 5 Impedance Match and Tun One of the most important and fundamental two-port networks that microwave eneers des is a lossless match network (otherwise

More information

Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.

Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D. Page 1 of 3 ELEC 312: ELECTRONICS II : ASSIGNMENT-3 Department of Electrical and Computer Engineering Winter 2012 1. A common-emitter amplifier that can be represented by the following equivalent circuit,

More information

Frequency Response of Amplifiers

Frequency Response of Amplifiers 類比電路設計 (3349-004 Frequency epne f Aplifier h-uan an Natinal hun-h Univerity epartent f Electrical Eneer Overview ead B azavi hapter 6 ntrductin n thi lecture, we tudy the repne f le-tae and differential

More information

Analysis and Design of Analog Integrated Circuits Lecture 7. Differential Amplifiers

Analysis and Design of Analog Integrated Circuits Lecture 7. Differential Amplifiers Analysis and Desin of Analo Interated Circuits ecture 7 Differential Amplifiers Michael H. Perrott February 1, 01 Copyriht 01 by Michael H. Perrott All rihts reserved. Review Proposed Thevenin CMOS Transistor

More information

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION ECE-343 Test : Feb 0, 00 6:00-8:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z

More information

EE 330. Lecture 35. Parasitic Capacitances in MOS Devices

EE 330. Lecture 35. Parasitic Capacitances in MOS Devices EE 330 Lecture 35 Parasitic Capacitances in MOS Devices Exam 2 Wed Oct 24 Exam 3 Friday Nov 16 Review from Last Lecture Cascode Configuration Discuss V CC gm1 gm1 I B VCC V OUT g02 g01 A - β β VXX Q 2

More information

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti Inverter with active load It is the simplest gain stage. The dc gain is given by the slope of the transfer characteristics. Small signal analysis C = C gs + C gs,ov C 2 = C gd + C gd,ov + C 3 = C db +

More information

EECE488: Analog CMOS Integrated Circuit Design. Set 2: Background

EECE488: Analog CMOS Integrated Circuit Design. Set 2: Background EECE488: Analo CMOS Interated Circuit esin Set : Backround Shahriar Mirabbasi epartent of Electrical and Coputer Enineerin Uniersity of British Colubia shahriar@ece.ubc.ca Technical contributions of Pedra

More information

EE 330 Lecture 31. Basic amplifier architectures. Common Emitter/Source Common Collector/Drain Common Base/Gate

EE 330 Lecture 31. Basic amplifier architectures. Common Emitter/Source Common Collector/Drain Common Base/Gate 33 Lecture 3 asic aplifier architectures oon itter/source oon ollector/drain oon ase/gate eview fro arlier Lecture Two-port representation of aplifiers plifiers can be odeled as a two-port y 2 2 y y 22

More information

Homework Assignment 08

Homework Assignment 08 Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance

More information

EE 330 Lecture 30. Basic amplifier architectures

EE 330 Lecture 30. Basic amplifier architectures 33 Lecture 3 asic aplifier architectures asic plifier Structures MOS and ipolar Transistors oth have 3 priary terinals MOS transistor has a fourth terinal that is generally considered a parasitic D terinal

More information

Stability and Frequency Compensation

Stability and Frequency Compensation 類比電路設計 (3349) - 2004 Stability and Frequency ompensation hing-yuan Yang National hung-hsing University Department of Electrical Engineering Overview Reading B Razavi hapter 0 Introduction In this lecture,

More information

Now multiply the left-hand-side by ω and the right-hand side by dδ/dt (recall ω= dδ/dt) to get:

Now multiply the left-hand-side by ω and the right-hand side by dδ/dt (recall ω= dδ/dt) to get: Equal Area Criterion.0 Developent of equal area criterion As in previous notes, all powers are in per-unit. I want to show you the equal area criterion a little differently than the book does it. Let s

More information

Electronic Devices and Circuits Lecture 18 - Single Transistor Amplifier Stages - Outline Announcements. Notes on Single Transistor Amplifiers

Electronic Devices and Circuits Lecture 18 - Single Transistor Amplifier Stages - Outline Announcements. Notes on Single Transistor Amplifiers 6.012 Electronic Devices and Circuits Lecture 18 Single Transistor Amplifier Stages Outline Announcements Handouts Lecture Outline and Summary Notes on Single Transistor Amplifiers Exam 2 Wednesday night,

More information

Vector Spaces in Physics 8/6/2015. Chapter 4. Practical Examples.

Vector Spaces in Physics 8/6/2015. Chapter 4. Practical Examples. Vector Spaces in Physics 8/6/15 Chapter 4. Practical Exaples. In this chapter we will discuss solutions to two physics probles where we ae use of techniques discussed in this boo. In both cases there are

More information

Chapter 10 ACSS Power

Chapter 10 ACSS Power Objectives: Power concepts: instantaneous power, average power, reactive power, coplex power, power factor Relationships aong power concepts the power triangle Balancing power in AC circuits Condition

More information

ECE 546 Lecture 11 MOS Amplifiers

ECE 546 Lecture 11 MOS Amplifiers ECE 546 Lecture MOS Amplifiers Spring 208 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine Amplifiers Definitions Used to increase

More information

Chem/Biochem 471 Exam 3 12/18/08 Page 1 of 7 Name:

Chem/Biochem 471 Exam 3 12/18/08 Page 1 of 7 Name: Che/Bioche 47 Exa /8/08 Pae of 7 Please leave the exa paes stapled toether. The forulas are on a separate sheet. This exa has 5 questions. You ust answer at least 4 of the questions. You ay answer ore

More information

Exact Analysis of a Common-Source MOSFET Amplifier

Exact Analysis of a Common-Source MOSFET Amplifier Exact Analysis of a Common-Source MOSFET Amplifier Consider the common-source MOSFET amplifier driven from signal source v s with Thévenin equivalent resistance R S and a load consisting of a parallel

More information

The Weierstrass Approximation Theorem

The Weierstrass Approximation Theorem 36 The Weierstrass Approxiation Theore Recall that the fundaental idea underlying the construction of the real nubers is approxiation by the sipler rational nubers. Firstly, nubers are often deterined

More information

Lecture 17: Frequency Response of Amplifiers

Lecture 17: Frequency Response of Amplifiers ecture 7: Frequency epone of Aplifier Gu-Yeon Wei Diiion of Engineering and Applied Science Harard Unierity guyeon@eec.harard.edu Wei Oeriew eading S&S: Chapter 7 Ski ection ince otly decribed uing BJT

More information

CHAPTER.6 :TRANSISTOR FREQUENCY RESPONSE

CHAPTER.6 :TRANSISTOR FREQUENCY RESPONSE CHAPTER.6 :TRANSISTOR FREQUENCY RESPONSE To understand Decibels, log scale, general frequency considerations of an amplifier. low frequency analysis - Bode plot low frequency response BJT amplifier Miller

More information

Ocean 420 Physical Processes in the Ocean Project 1: Hydrostatic Balance, Advection and Diffusion Answers

Ocean 420 Physical Processes in the Ocean Project 1: Hydrostatic Balance, Advection and Diffusion Answers Ocean 40 Physical Processes in the Ocean Project 1: Hydrostatic Balance, Advection and Diffusion Answers 1. Hydrostatic Balance a) Set all of the levels on one of the coluns to the lowest possible density.

More information

2 Q 10. Likewise, in case of multiple particles, the corresponding density in 2 must be averaged over all

2 Q 10. Likewise, in case of multiple particles, the corresponding density in 2 must be averaged over all Lecture 6 Introduction to kinetic theory of plasa waves Introduction to kinetic theory So far we have been odeling plasa dynaics using fluid equations. The assuption has been that the pressure can be either

More information

The Wilson Model of Cortical Neurons Richard B. Wells

The Wilson Model of Cortical Neurons Richard B. Wells The Wilson Model of Cortical Neurons Richard B. Wells I. Refineents on the odgkin-uxley Model The years since odgkin s and uxley s pioneering work have produced a nuber of derivative odgkin-uxley-like

More information

Lecture 23 Frequency Response of Amplifiers (I) Common Source Amplifier. December 1, 2005

Lecture 23 Frequency Response of Amplifiers (I) Common Source Amplifier. December 1, 2005 6.02 Microelectronic Devices and Circuits Fall 2005 Lecture 23 Lecture 23 Frequency Response of Amplifiers (I) Common Source Amplifier December, 2005 Contents:. Introduction 2. Intrinsic frequency response

More information

EECS240 Spring Today s Lecture. Lecture 2: CMOS Technology and Passive Devices. Lingkai Kong EECS. EE240 CMOS Technology

EECS240 Spring Today s Lecture. Lecture 2: CMOS Technology and Passive Devices. Lingkai Kong EECS. EE240 CMOS Technology EECS240 Spring 2013 Lecture 2: CMOS Technology and Passive Devices Lingkai Kong EECS Today s Lecture EE240 CMOS Technology Passive devices Motivation Resistors Capacitors (Inductors) Next time: MOS transistor

More information

Schedule. ECEN 301 Discussion #20 Exam 2 Review 1. Lab Due date. Title Chapters HW Due date. Date Day Class No. 10 Nov Mon 20 Exam Review.

Schedule. ECEN 301 Discussion #20 Exam 2 Review 1. Lab Due date. Title Chapters HW Due date. Date Day Class No. 10 Nov Mon 20 Exam Review. Schedule Date Day lass No. 0 Nov Mon 0 Exam Review Nov Tue Title hapters HW Due date Nov Wed Boolean Algebra 3. 3.3 ab Due date AB 7 Exam EXAM 3 Nov Thu 4 Nov Fri Recitation 5 Nov Sat 6 Nov Sun 7 Nov Mon

More information

ECE 4430 Analog Integrated Circuits and Systems

ECE 4430 Analog Integrated Circuits and Systems ECE 4430 Analog Integrated Circuits and Systes Prof. B. A. Minch s lecture notes in Cornell University on Septeber 21, 2001 1 MOS Transistor Models In this section, we shall develop large-signal odels

More information

ECEN 326 Electronic Circuits

ECEN 326 Electronic Circuits ECEN 326 Electronic Circuits Frequency Response Dr. Aydın İlker Karşılayan Texas A&M University Department of Electrical and Computer Engineering High-Frequency Model BJT & MOS B or G r x C f C or D r

More information

Frequency Response Prof. Ali M. Niknejad Prof. Rikky Muller

Frequency Response Prof. Ali M. Niknejad Prof. Rikky Muller EECS 105 Spring 2017, Module 4 Frequency Response Prof. Ali M. Niknejad Department of EECS Announcements l HW9 due on Friday 2 Review: CD with Current Mirror 3 Review: CD with Current Mirror 4 Review:

More information

Comparison of bulk driven, floating gate and sub threshold methods in designing of a typical amplifier

Comparison of bulk driven, floating gate and sub threshold methods in designing of a typical amplifier Journal of Novel Applied ciences Available online at www.jnasci.or 03 JNA Journal-03--9/49-436 IN 3-549 03 JNA Coparison of bulk driven, floatin ate and sub threshold ethods in desinin of a typical aplifier

More information

and V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )

and V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS ) ECE 4420 Spring 2005 Page 1 FINAL EXAMINATION NAME SCORE /100 Problem 1O 2 3 4 5 6 7 Sum Points INSTRUCTIONS: This exam is closed book. You are permitted four sheets of notes (three of which are your sheets

More information

Field-Effect (FET) transistors

Field-Effect (FET) transistors Field-Effect (FET) transistors References: Barbow (Chapter 8), Rizzoni (chapters 8 & 9) In a field-effect transistor (FET), the width of a conducting channel in a semiconductor and, therefore, its current-carrying

More information

Digital Microelectronic Circuits ( )

Digital Microelectronic Circuits ( ) Digital Microelectronic ircuits (361-1-3021 ) Presented by: Dr. Alex Fish Lecture 5: Parasitic apacitance and Driving a Load 1 Motivation Thus far, we have learned how to model our essential building block,

More information

EE 435. Lecture 18. Two-Stage Op Amp with LHP Zero Loop Gain - Breaking the Loop

EE 435. Lecture 18. Two-Stage Op Amp with LHP Zero Loop Gain - Breaking the Loop EE 435 Lecture 8 Two-Stae Op Amp with LHP Zero Loop Gain - Breakin the Loop Review from last lecture Nyquist and Gain-Phase Plots Nyquist and Gain-Phase Plots convey identical information but ain-phase

More information

Review: Inductance. Oscillating Currents. Oscillations (cont d) LC Circuit Oscillations

Review: Inductance. Oscillating Currents. Oscillations (cont d) LC Circuit Oscillations Oscillating urrents h.30: Induced E Fields: Faraday s aw h.30: ircuits h.3: Oscillations and A ircuits eview: Inductance If the current through a coil of wire changes, there is an induced ef proportional

More information

Electronic Circuits Summary

Electronic Circuits Summary Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent

More information

ECE 2C, notes set 7: Basic Transistor Circuits; High-Frequency Response

ECE 2C, notes set 7: Basic Transistor Circuits; High-Frequency Response class notes, M. odwell, copyrhted 013 EE, notes set 7: Basc Transstor rcuts; Hh-Frequency esponse Mark odwell Unversty of alforna, Santa Barbara rodwell@ece.ucsb.edu 805-893-344, 805-893-36 fax oals class

More information

CMOS Cross Section. EECS240 Spring Dimensions. Today s Lecture. Why Talk About Passives? EE240 Process

CMOS Cross Section. EECS240 Spring Dimensions. Today s Lecture. Why Talk About Passives? EE240 Process EECS240 Spring 202 CMOS Cross Section Metal p - substrate p + diffusion Lecture 2: CMOS Technology and Passive Devices Poly n - well n + diffusion Elad Alon Dept. of EECS EECS240 Lecture 2 4 Today s Lecture

More information

CE/CS Amplifier Response at High Frequencies

CE/CS Amplifier Response at High Frequencies .. CE/CS Amplifier Response at High Frequencies INEL 4202 - Manuel Toledo August 20, 2012 INEL 4202 - Manuel Toledo CE/CS High Frequency Analysis 1/ 24 Outline.1 High Frequency Models.2 Simplified Method.3

More information

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013. Final Exam Name: Max: 130 Points Question 1 In the circuit shown, the op-amp is ideal, except for an input bias current I b = 1 na. Further, R F = 10K, R 1 = 100 Ω and C = 1 μf. The switch is opened at

More information

CHAPTER 13 FILTERS AND TUNED AMPLIFIERS

CHAPTER 13 FILTERS AND TUNED AMPLIFIERS HAPTE FILTES AND TUNED AMPLIFIES hapter Outline. Filter Traniion, Type and Specification. The Filter Tranfer Function. Butterworth and hebyhev Filter. Firt Order and Second Order Filter Function.5 The

More information

High Speed Mixed Signal IC Design notes set 8. Noise in Electrical Circuits: circuit noise analysis

High Speed Mixed Signal IC Design notes set 8. Noise in Electrical Circuits: circuit noise analysis C145C /18C otes, M. odwell, copyrihted 007 Hih peed Mixed ial C Desi otes set 8 Noise i lectrical Circuits: circuit oise aalysis Mark odwell Uiversity of Califoria, ata Barbara rodwell@ece.ucsb.edu 805-893-344,

More information

Take-Home Midterm Exam #2, Part A

Take-Home Midterm Exam #2, Part A Physics 151 Due: Friday, March 20, 2009 Take-Hoe Midter Exa #2, Part A Roster No.: Score: NO exa tie liit. Calculator required. All books and notes are allowed, and you ay obtain help fro others. Coplete

More information

Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1

Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1 Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1 LECTURE 210 PHYSICAL ASPECTS OF ICs (READING: Text-Sec. 2.5, 2.6, 2.8) INTRODUCTION Objective Illustrate the physical aspects of integrated circuits

More information

Chapter 9 Frequency Response. PART C: High Frequency Response

Chapter 9 Frequency Response. PART C: High Frequency Response Chapter 9 Frequency Response PART C: High Frequency Response Discrete Common Source (CS) Amplifier Goal: find high cut-off frequency, f H 2 f H is dependent on internal capacitances V o Load Resistance

More information

Statistical Logic Cell Delay Analysis Using a Current-based Model

Statistical Logic Cell Delay Analysis Using a Current-based Model Statistical Logic Cell Delay Analysis Using a Current-based Model Hanif Fatei Shahin Nazarian Massoud Pedra Dept. of EE-Systes, University of Southern California, Los Angeles, CA 90089 {fatei, shahin,

More information

Reading from Young & Freedman: For this topic, read the introduction to chapter 25 and sections 25.1 to 25.3 & 25.6.

Reading from Young & Freedman: For this topic, read the introduction to chapter 25 and sections 25.1 to 25.3 & 25.6. PHY10 Electricity Topic 6 (Lectures 9 & 10) Electric Current and Resistance n this topic, we will cover: 1) Current in a conductor ) Resistivity 3) Resistance 4) Oh s Law 5) The Drude Model of conduction

More information

Chapter 10 Objectives

Chapter 10 Objectives Chapter 10 Engr8 Circuit Analysis Dr Curtis Nelson Chapter 10 Objectives Understand the following AC power concepts: Instantaneous power; Average power; Root Mean Squared (RMS) value; Reactive power; Coplex

More information

Jordan Journal of Physics

Jordan Journal of Physics Volue 5, Nuber 3, 212. pp. 113-118 ARTILE Jordan Journal of Physics Networks of Identical apacitors with a Substitutional apacitor Departent of Physics, Al-Hussein Bin Talal University, Ma an, 2, 71111,

More information

IDAN Shock Mount Isolation Vibration Study November 1, The operation of shock and vibration isolation base plate

IDAN Shock Mount Isolation Vibration Study November 1, The operation of shock and vibration isolation base plate dr. Istvan Koller RTD USA BME Laboratory. Background In 998, Real Tie Devices USA, Inc. introduced a novel packaging concept for ebedded PC/04 odules to build Intelligent Data Acquisition Nodes. This syste,

More information

Lecture #8-3 Oscillations, Simple Harmonic Motion

Lecture #8-3 Oscillations, Simple Harmonic Motion Lecture #8-3 Oscillations Siple Haronic Motion So far we have considered two basic types of otion: translation and rotation. But these are not the only two types of otion we can observe in every day life.

More information

VI. Transistor amplifiers: Biasing and Small Signal Model

VI. Transistor amplifiers: Biasing and Small Signal Model VI. Transistor amplifiers: iasing and Small Signal Model 6.1 Introduction Transistor amplifiers utilizing JT or FET are similar in design and analysis. Accordingly we will discuss JT amplifiers thoroughly.

More information

MICROELECTRONIC CIRCUIT DESIGN Second Edition

MICROELECTRONIC CIRCUIT DESIGN Second Edition MICROELECTRONIC CIRCUIT DESIGN Second Edition Richard C. Jaeger and Travis N. Blalock Answers to Selected Problems Updated 10/23/06 Chapter 1 1.3 1.52 years, 5.06 years 1.5 2.00 years, 6.65 years 1.8 113

More information

A Simple Regression Problem

A Simple Regression Problem A Siple Regression Proble R. M. Castro March 23, 2 In this brief note a siple regression proble will be introduced, illustrating clearly the bias-variance tradeoff. Let Y i f(x i ) + W i, i,..., n, where

More information

University of Toronto. Final Exam

University of Toronto. Final Exam University of Toronto Final Exam Date - Dec 16, 013 Duration:.5 hrs ECE331 Electronic Circuits Lecturer - D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last

More information

About the definition of parameters and regimes of active two-port networks with variable loads on the basis of projective geometry

About the definition of parameters and regimes of active two-port networks with variable loads on the basis of projective geometry About the definition of paraeters and regies of active two-port networks with variable loads on the basis of projective geoetry PENN ALEXANDR nstitute of Electronic Engineering and Nanotechnologies "D

More information

Chapter 13 Small-Signal Modeling and Linear Amplification

Chapter 13 Small-Signal Modeling and Linear Amplification Chapter 13 Small-Signal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 13-1 Chapter Goals Understanding of concepts related to: Transistors

More information

Course Notes for EE227C (Spring 2018): Convex Optimization and Approximation

Course Notes for EE227C (Spring 2018): Convex Optimization and Approximation Course Notes for EE227C (Spring 2018): Convex Optiization and Approxiation Instructor: Moritz Hardt Eail: hardt+ee227c@berkeley.edu Graduate Instructor: Max Sichowitz Eail: sichow+ee227c@berkeley.edu October

More information

Ch 12: Variations on Backpropagation

Ch 12: Variations on Backpropagation Ch 2: Variations on Backpropagation The basic backpropagation algorith is too slow for ost practical applications. It ay take days or weeks of coputer tie. We deonstrate why the backpropagation algorith

More information

EE 205 Dr. A. Zidouri. Electric Circuits II. Frequency Selective Circuits (Filters) Low Pass Filter. Lecture #36

EE 205 Dr. A. Zidouri. Electric Circuits II. Frequency Selective Circuits (Filters) Low Pass Filter. Lecture #36 EE 05 Dr. A. Zidouri Electric ircuits II Frequency Selective ircuits (Filters) ow Pass Filter ecture #36 - - EE 05 Dr. A. Zidouri The material to be covered in this lecture is as follows: o Introduction

More information

General Properties of Radiation Detectors Supplements

General Properties of Radiation Detectors Supplements Phys. 649: Nuclear Techniques Physics Departent Yarouk University Chapter 4: General Properties of Radiation Detectors Suppleents Dr. Nidal M. Ershaidat Overview Phys. 649: Nuclear Techniques Physics Departent

More information

Chapter 4 Field-Effect Transistors

Chapter 4 Field-Effect Transistors Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation

More information

EE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

EE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH) EE05 Fall 205 Microelectronic Devices and Circuits Frequency Response Prof. Ming C. Wu wu@eecs.berkeley.edu 5 Sutardja Dai Hall (SDH) Amplifier Frequency Response: Lower and Upper Cutoff Frequency Midband

More information

Analyzing Simulation Results

Analyzing Simulation Results Analyzing Siulation Results Dr. John Mellor-Cruey Departent of Coputer Science Rice University johnc@cs.rice.edu COMP 528 Lecture 20 31 March 2005 Topics for Today Model verification Model validation Transient

More information

A Simplified Analytical Approach for Efficiency Evaluation of the Weaving Machines with Automatic Filling Repair

A Simplified Analytical Approach for Efficiency Evaluation of the Weaving Machines with Automatic Filling Repair Proceedings of the 6th SEAS International Conference on Siulation, Modelling and Optiization, Lisbon, Portugal, Septeber -4, 006 0 A Siplified Analytical Approach for Efficiency Evaluation of the eaving

More information

CS Lecture 13. More Maximum Likelihood

CS Lecture 13. More Maximum Likelihood CS 6347 Lecture 13 More Maxiu Likelihood Recap Last tie: Introduction to axiu likelihood estiation MLE for Bayesian networks Optial CPTs correspond to epirical counts Today: MLE for CRFs 2 Maxiu Likelihood

More information

ELEN 610 Data Converters

ELEN 610 Data Converters Spring 04 S. Hoyos - EEN-60 ELEN 60 Data onverters Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 04 S. Hoyos - EEN-60 Electronic Noise Signal to Noise ratio SNR Signal Power

More information

EE 435 Lecture 13. Two-Stage Op Amp Design

EE 435 Lecture 13. Two-Stage Op Amp Design EE 435 Lecture 13 Two-Stae Op Amp Desin Review ascades of three or more amplifier staes are seldom used to build a feedback amplifier because of challenes associated with compensatin the amplifier for

More information

ma x = -bv x + F rod.

ma x = -bv x + F rod. Notes on Dynaical Systes Dynaics is the study of change. The priary ingredients of a dynaical syste are its state and its rule of change (also soeties called the dynaic). Dynaical systes can be continuous

More information