V DD. M 1 M 2 V i2. V o2 R 1 R 2 C C


 Quentin Barnett
 1 years ago
 Views:
Transcription
1 UNVERSTY OF CALFORNA Collee of Enineerin Department of Electrical Enineerin and Computer Sciences E. Alon Homework #3 Solutions EECS 40 P. Nuzzo Use the EECS40 90nm CMOS process in all home works and projects unless noted otherwise. n this homework you may use just the typical (tt) device parameters.. PoleZero Doublets: n this problem we will be lookin at the behavior of the pseudodifferential amplifier shown below to ain some intuition into the oriin and response of polezero doublets. You can assume that M and M form a differential pair (i.e. their small sinal model parameters are identical) with infinite smallsinal output impedance (r o ). Moreover, you can assume that R is larer than R, and all capacitors are neliible with the exception of the ones explicitly drawn in the diaram. V DD V i M M V i V o V o R R C C a. Derive an expression for the transfer functions H (s) V o (s) /V i (s) and H (s) V o (s) /V i (s) in terms of R, R, C and the transistors m. This question is really just askin for the ain of a common source (CS) stae. H (s) V o (s) /V i (s) and H (s) V o (s) /V i (s) can then be derived by inspection as follows: ( ) m H s m R Cs + R Cs m H s m R Cs + R Cs ( ) R R
2 b. Sketch the manitudes of H and H versus frequency on the same plot. H (ω) db H (ω) db m R m R 0dB/dec /R C /R C m/c ω c. Now derive and sketch the timedomain voltae response of V o to a voltae step on V i. Similarly, derive and sketch the timedomain voltae response of V o to a voltae step on V i. Althouh this problem is obviously solvable with inverse Laplace transforms, let s take a simple intuitive approach. We know that initially C looks like a short circuit, and so at t 0, V o 0 as well. We also know that C will eventually become an open circuit, so at t, V o  m R. Finally, we know that the time constant of the settlin will be R C since that is the location of the pole. Now all we have to do is use this information to plu values into an equation that ives the time domain response of a sinlepole system: V t V + V V e t RC o( ) initial ( final initial )( ) V t R e t RC o( ) m ( ) Similarly, for V o we obtain V t R e. trc o( ) m ( ) This answer is indeed correct and requires essentially no math to reach. However, just to show a more formal method of solvin the problem, we can reach the same result usin inverse Laplace transforms to solve for the step response V o (s) as follows: mr Vi () s Vo () s s s R Cs and rememberin that ( + ), L t τ ( e ) ss ( τ + ).
3 0 Step Response  m R Amplitude  m R Time (sec) d. Usin the results from part a. and part b., sketch the manitude of the transfer function for differential ain H(s) (V o V o )/(V i V i ). Since we are just interested in the differential ain, we can assume that the amplifier is driven by a purely differential sinal (no common mode) such that V d V i V i. Therefore, we have V i V d / and V i V d /. Moreover, we observe that V o will totally be determined by V i and, similarly, V o will totally be determined by V i. Therefore, usin the results from parts a. and b., we can write: Vd Vd Vo Vo H() svi H() svi H() s H() s Vd ( H() s + H() s ) V ( () () o V H s + H s o ) m R R H() s + Vi Vi + RCs + RCs RR + C s m R R R R ( + ) + ( + R Cs)( + R Cs) We can certainly draw the Bode diaram directly startin from the expression of H(s) computed above. As an alternative, we can still use the Bode diarams part b. to sketch the one of H(s). n fact, we found that H(s) is practically the arithmetic mean of H (s) and H (s), with a sin inversion. The manitude of H(s) can then be inferred from the manitude of the mean of H (s) and H (s). However, care must be taken to manipulate the plots of H (s) and H (s) when they are in loarithmic scale. The result is shown in the fiure below. We observe that H(s) has a lower frequency pole ω p /(R C) and a hiher frequency pole ω p /(R C), which are respectively associated with the left and riht side of the pseudodifferential amplifier. Since ω p kicks in at lower frequencies with respect to ω p, there is a frequency band in which the contribution of M to the differential ain becomes practically neliible with respect to the contribution iven by M, which creates a zero at the frequency ωp + ωp R+ R ωz +. R C R C CR R 3
4 H(ω) db m R m (R +R )/ m R 0dB/dec /R C /(R R )C /R C m /C ω n this frequency band where the sinal on the left side of the circuit is essentially bein heavily filtered out while the sinal on the riht side of the circuit still has ain, the overall differential ain is dominated by the riht side of the circuit i.e., the ain is simply equal to m R. e. Now sketch the timedomain voltae response of the differential output V o V o to a differential voltae step (V i V i ). While you can certainly derive this response usin inverse Laplace transforms and partial fractions, you may find it sinificantly easier to use your answers from the previous sections instead. Without havin to solve for the time domain solution mathematically, we know that both capacitors will initially look like short circuits, which means that the output will start at 0. Eventually the response settles to m (R +R )/. Moreover, the system has two poles and one zero as seen in part d. Since this is a linear system, we expect the step response is a combination of two exponentials such as: ωpt ωpt ( ) ( ) + ( ) V t V e V e V do f f f f ( + ) m R R + V () All that we need to do is to determine V f and V f. However, we have seen in part d. that H(s) can already be split into the sum of two rational functions, each associated with one of its poles: mr/ mr / H() s + + R Cs + R Cs. () We can therefore immediately conclude from () that the desired step response is V do R R +. m ( ) trc ( e ) ( ) m trc t e As evident from the above expression, the step response of the differential voltae can also be obtained by combinin the step responses found in part c, adequately scaled. A sketch of this response, overlapped with the plot of its components is shown below. 4
5 Step Response m (R +R )/ m R / Amplitude m R / 0 Time (sec) As we deduce from the above fiure, the dominant pole ets the output voltae most of its way towards its final value while the fast nondominant pole ets it the rest of the way. This is basically always the case for the eneric transfer functions with two poles and one zero, when there is a dominant pole. To be convinced about this, let us look for an approximate mathematical model for the step response of a eneric transfer function below: H () s ( + s ω ) ( + s ωp )( + s ωp) z. (3) The system described by H (s) can always be decomposed into two sinleorder systems usin partial fraction decomposition A H () s + B ( + s ωp ) ( + s ωp) where A and B need to satisfy A+ B A ωp + B ωp ωz With a little bit of alebra, this comes out to: ( ) ( ) ( ) ( ) ω ω z ωp z p p ω ω ω p A B ω ω ω ω ω ω z p p z p p which ive us the coefficients of the exact step response. However, if ω p >> ω p, B can very well approximated by ω p /ω z since ω p ωp ωp ω ω z p B as ωp ωp 0 ω ( ωp ωp ) z 5
6 and therefore A can be approximated as ( ω p / ω z ). n other words, when the second pole is truly nondominant, we can approximate the step response of H (s) as: ωp ( ) ωp t ωp ( ) ωp t + ( ) h t e e ωz ωz. From this expression, we can conclude aain that the dominant pole ets us most of the way towards the final value while the fast nondominant pole ets us the rest of the way. This approximation can be extremely accurate in many practical cases of interest. Note that there are other methods you could have used to arrive at an answer for this question. Any solution that follows a physically correct line of thinkin and arrives at a reasonable result will receive full credit.. Switchedcapacitor amplifier: What is the total noise variance at the output of the switched capacitor amplifier shown below at the end of a complete cycle (i.e., durin φ )? You can assume that the OTA is simply implemented by an NMOS commonsource stae with a iven m and infinite r o. φ C f φ V i φ φ C s φ φ  + V o Durin φ, all we are really doin is samplin V i onto C s. Given that V i has some finite source resistance (and hence some thermal noise associated with it), when φ oes low, we will sample a noise variance of kt/c s. Once φ oes hih, this noise voltae will appear at the neative input of our OTA, which will respond to it by transferrin that chare onto C f and restorin the virtual round. Therefore: v o, Vi kt Cs kt Cs Cs Cf Cf Cf. To et the total noise at the output, we just need to look at the noise contribution of the OTA itself durin φ. First, let s draw the small sinal equivalent circuit (inorin the noise sampled onto C s ): C s v i C f m v i i M V o f you look at this circuit, you should pretty quickly realize that the transistor is essentially in a diodeconnected confiuration just that there is a capacitive voltae divider between the drain and the ate. So, the effective resistance of the transistor will just be (C f +C s )/(C f m ). Since the effective load capacitance is C s C f /(C s +C f ), the noise at the output due to the OTA will be: 6
7 v v o, m ( + s) m ( + ) s f o, m + Cf Cf Cs ( + ) C C C kt C C 4kTγm γ 4CC C C C CC kt C C γ f f s f s f f s f s f Therefore, the total noise at the output will be: v kt C C + γ + s f o Cf C f Cs Note that the above calculation assumed that the switches were ideal, and hence did not include any noise sampled onto C f durin φ. f the switches were not ideal, there would be an additional kt/c f of noise voltae variance at the output. 3. Gain Boosted Cascode: This problem will focus on the ainboosted cascode amplifier shown below. To simplify the analysis, you can inore the r o of the transistors and all of the capacitors except for those explicitly drawn in the diaram. v 3 v 4 M C C3 M3 v v M C a. What is the frequency response H(s) v 3 (s)/v (s) of this amplifier? Approximately what is the unity ain frequency of the amplifier? As usual, let s first draw the small sinal model: v 4 C 3 m3 v m (v v 4 ) v m v C C v 3 7
8 The fastest way to fiure out the frequency response of this amplifier is just to look at how much of the current from M will make it to flow into the output load (i.e., C). f we look at the input impedance of M from node v, it will be: Z 4 m3 im, m ( v4 v) v sc3 sc3 ZiM, sc m ( + ) m3 3 v Now we can just use the current divider between Z i,m and /sc : sc sc sc sc out, M M + 3 m ( m3 + 3) m ( m3 + sc3 ) M ( m3 + 3) s( C3 m3 ) ( ) ( ) out, M m sc s C C out, M M s CC 3 mm3 + s C3 m3 + From here, it is easy to see that: ( 3 m3 ) ( ) ( ) + s C m H( s) s CC 3 mm3 s C3 m3 + + sc As lon as the amplifier is desined to be stable under unityain feedback, the dominant pole of the circuit should be set by the output load, and so the unity ain frequency is still just m /C. b. Approximately what conditions are required to uarantee that the ain boostin feedback loop maintains at least 45º of phase marin? You should provide your answer in terms of m, m, m3, C, C, and C 3. What conditions would we obtain if at least 60º of phase marin are required instead? The unityain frequency of the ainboostin CS amplifier is approximately ω u m3 /C 3, and we know that the pole at the source of the cascode is approximately ω p m /C. Therefore, in order to achieve 45º of phase marin, the nondominant cascode pole must be reater than the unityain frequency of the ainboostin amplifier, i.e.: m m3. () C C 3 n fact, iven the loop ain transfer function for the ainboostin feedback loop m3 T ( s), sc s C + ( ) 3 m we recall that the phase marin is defined as π ω u π ω u φm π + T( jωu) π arctan arctan. ω ω p p Therefore, to achieve at least 45º of phase marin, we need 8
9 π ω u π ωu arctan ω p 4 ωp () as required in (). f at least 60º of phase marin are required instead, we should modify () as follows π ω u π ωu arctan, ω p 3 ωp 3 which finally ives m 3 m3. C C 3 c. Assumin this amplifier is used in unity ain feedback, what conditions are required to uarantee that the ain boostin feedback loop does not introduce any sinificant polezero doublets that miht limit the settlin response? What we re basically tryin to ensure is that the ainboostin loop settles faster than the ainbandwidth of the overall amplifier. Therefore, we can pretty quickly say that: C m3 C m 3 Another (more mathematical) way of arrivin at this constraint is realizin that openloop zeros do not move under feedback. This means that when if we close the entire amplifier in unity ain feedback, if we want to ensure that there is no closedloop polezero doublet inside the unityain bandwidth, the zero (which is at m3 /C 3 ) must be outside the closedloop bandwidth (which is m /C ). d. Assume now that C C 3 50 ff, C.5 pf, V* M 80 mv, and V* M 90 mv. n order to achieve at least 60º phase marin and the criteria from part c), what are the minimum and maximum m3 / m? Combinin the solutions from b) and c) we et: C C ff pf m m3 m m m3 m 3C ff 50.5 (3) We also know that D D, and so: D m V M D m V M m m D * 80mV D * 90mV 9
10 Pluin back in to the inequality in (3), we finally et: m 0. m3 m m3 m 0
ANALYSIS OF POWER EFFICIENCY FOR FOURPHASE POSITIVE CHARGE PUMPS
ANALYSS OF POWER EFFCENCY FOR FOURPHASE POSTVE CHARGE PUMPS Chienpin Hsu and Honchin Lin Department of Electrical Enineerin National ChunHsin University, Taichun, Taiwan email:hclin@draon.nchu.edu.tw
More informationAdvanced Current Mirrors and Opamps
Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 WideSwing Current Mirrors I bias I V I in out out = I in V W L bias 
More informationExperiment 3 The Simple Pendulum
PHY191 Fall003 Experiment 3: The Simple Pendulum 10/7/004 Pae 1 Suested Readin for this lab Experiment 3 The Simple Pendulum Read Taylor chapter 5. (You can skip section 5.6.IV if you aren't comfortable
More informationDESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OPAMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C
MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OPAMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 Email: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OPAMP It consists of two stages: First
More informationSOLUTIONS TO PRACTICE PROBLEMS FOR MIDTERM I
University of California, Berkeley Physics 7A Sprin 009 (Yury Kolomensky) SOLUTIONS TO PRACTICE PROBLEMS FOR MIDTERM I Maximum score: 100 points 1. (15 points) Race Stratey Two swimmers need to et from
More informationCommon Drain Stage (Source Follower) Claudio Talarico, Gonzaga University
Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University Common Drain Stage v gs v i  v o V DD v bs  v o R S Vv IN i v i G C gd C+C gd gb B&D v s vv OUT o + V S I B R L C L v gs  C
More informationSwitchedCapacitor Circuits David Johns and Ken Martin University of Toronto
SwitchedCapacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually
More informationECE137B Final Exam. There are 5 problems on this exam and you have 3 hours There are pages 119 in the exam: please make sure all are there.
ECE37B Final Exam There are 5 problems on this exam and you have 3 hours There are pages 9 in the exam: please make sure all are there. Do not open this exam until told to do so Show all work: Credit
More informationChapter 10 Feedback. PART C: Stability and Compensation
1 Chapter 10 Feedback PART C: Stability and Compensation Example: Noninverting Amplifier We are analyzing the two circuits (nmos diff pair or pmos diff pair) to realize this symbol: either of the circuits
More informationEE141Microelettronica. CMOS Logic
Microelettronica CMOS Logic CMOS logic Power consumption in CMOS logic gates Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit Currents Short Circuit
More informationECE343 Test 1: Feb 10, :008:00pm, Closed Book. Name : SOLUTION
ECE343 Test : Feb 0, 00 6:008:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z
More information6.301 SolidState Circuits Recitation 14: OpAmps and Assorted Other Topics Prof. Joel L. Dawson
First, let s take a moment to further explore device matching for current mirrors: I R I 0 Q 1 Q 2 and ask what happens when Q 1 and Q 2 operate at different temperatures. It turns out that grinding through
More informationThe Miller Approximation
The Miller Approximation The exact analysis is not particularly helpful for gaining insight into the frequency response... consider the effect of C µ on the input only I t C µ V t g m V t R'out = r o r
More informationMassachusetts Institute of Technology Department of Electrical Engineering and Computer Science
Massachusetts nstitute of Technoloy Department of Electrical Enineerin and Computer Science 6.685 Electric Machines Class Notes 2 Manetic Circuit Basics September 5, 2005 c 2003 James L. Kirtley Jr. 1
More informationStability and Frequency Compensation
類比電路設計 (3349)  2004 Stability and Frequency ompensation hingyuan Yang National hunghsing University Department of Electrical Engineering Overview Reading B Razavi hapter 0 Introduction In this lecture,
More informationSwitchedCapacitor Filters
SwitchedCapacitor Filters Analog sampleddata filters: Continuous amplitude Quantized time Applications: Oversampled and D/A converters Analog frontends (CDS, etc) Standalone filters E.g. National Semiconductor
More informationLinearized optimal power flow
Linearized optimal power flow. Some introductory comments The advantae of the economic dispatch formulation to obtain minimum cost allocation of demand to the eneration units is that it is computationally
More informationIntegrated Circuit Operational Amplifiers
Analog Integrated Circuit Design A video course under the NPTEL Department of Electrical Engineering Indian Institute of Technology, Madras Chennai, 600036, India National Programme on Technology Enhanced
More informationIntroduction: the common and the differential mode components of two voltages. differential mode component: v d = v 1  v 2 common mode component:
EECTONCS1 CHPTE 3 DFFEENT MPFES ntroduction: the common and the differential mode components of two voltaes v d v c differential mode component: v d = v 1  v common mode component: v1 v v c = v 1 v vd
More informationChapter 11 Frequency Response. EE105  Spring 2007 Microelectronic Devices and Circuits. High Frequency Rolloff of Amplifier. Gain Rolloff Thru C L
EE05  Spr 2007 Microelectronic Devices and ircuits ecture 9 Frequency Response hapter Frequency Response. General onsiderations.2 HihFrequency Models of Transistors.3 Frequency Response of S Staes.4
More informationLecture 310 OpenLoop Comparators (3/28/10) Page 3101
Lecture 310 OpenLoop Comparators (3/28/10) Page 3101 LECTURE 310 OPENLOOP COMPARATORS LECTURE ORGANIZATION Outline Characterization of comparators Dominant pole, openloop comparators Twopole, openloop
More informationVI. Transistor amplifiers: Biasing and Small Signal Model
VI. Transistor amplifiers: iasing and Small Signal Model 6.1 Introduction Transistor amplifiers utilizing JT or FET are similar in design and analysis. Accordingly we will discuss JT amplifiers thoroughly.
More information(b) A unity feedback system is characterized by the transfer function. Design a suitable compensator to meet the following specifications:
1. (a) The open loop transfer function of a unity feedback control system is given by G(S) = K/S(1+0.1S)(1+S) (i) Determine the value of K so that the resonance peak M r of the system is equal to 1.4.
More informationMASSACHUSETTS INSTITUTE OF TECHNOLOGY DEPARTMENT OF MATERIALS SCIENCE AND ENGINEERING CAMBRIDGE, MASSACHUSETTS 02139
MASSACHUSES INSIUE OF ECHNOLOGY DEPARMEN OF MAERIALS SCIENCE AND ENGINEERING CAMBRIDGE, MASSACHUSES 02139 3.22 MECHANICAL PROPERIES OF MAERIALS PROBLEM SE 5 SOLUIONS 1. (Hertzber 6.2) If it takes 300 seconds
More informationStrong Interference and Spectrum Warfare
Stron Interference and Spectrum Warfare Otilia opescu and Christopher Rose WILAB Ruters University 73 Brett Rd., iscataway, J 885486 Email: {otilia,crose}@winlab.ruters.edu Dimitrie C. opescu Department
More informationMultistage Amplifier Frequency Response
Multistage Amplifier Frequency Response * Summary of frequency response of singlestages: CE/CS: suffers from Miller effect CC/CD: wideband  see Section 0.5 CB/CG: wideband  see Section 0.6 (wideband
More informationMatrix multiplication: a grouptheoretic approach
CSG399: Gems of Theoretical Computer Science. Lec. 2123. Mar. 27Apr. 3, 2009. Instructor: Emanuele Viola Scribe: Ravi Sundaram Matrix multiplication: a rouptheoretic approach Given two n n matrices
More informationDigital Electronics PaperEE204F SECTIONA
B.Tech 4 th Semester (AEIE) F Scheme, May 24 Diital Electronics PaperEE24F Note : Attempt five questions. Question is compulsory and one question from each of the four sections.. What is a loic ate?
More informationIT6502 DIGITAL SIGNAL PROCESSING Unit I  SIGNALS AND SYSTEMS Basic elements of DSP concepts of frequency in Analo and Diital Sinals samplin theorem Discrete time sinals, systems Analysis of discrete time
More informationESE319 Introduction to Microelectronics. Feedback Basics
Feedback Basics Stability Feedback concept Feedback in emitter follower Onepole feedback and root locus Frequency dependent feedback and root locus Gain and phase margins Conditions for closed loop stability
More informationDynamic circuits: Frequency domain analysis
Electronic Circuits 1 Dynamic circuits: Contents Free oscillation and natural frequency Transfer functions Frequency response Bode plots 1 System behaviour: overview 2 System behaviour : review solution
More informationPolytech Montpellier MEA M2 EEA Systèmes Microélectroniques. Analog IC Design
ours I  03/04  Séane 6 8/03/04 Polyteh Montpellier ME M EE Systèmes Miroéletroniques nalo I Desin hapter VII OP stability and ompensation Pasal Nouet / 0304 nouet@lirmm.r http://www.lirmm.r/~nouet/homepae/leture_ressoures.html
More informationCHAPTER.6 :TRANSISTOR FREQUENCY RESPONSE
CHAPTER.6 :TRANSISTOR FREQUENCY RESPONSE To understand Decibels, log scale, general frequency considerations of an amplifier. low frequency analysis  Bode plot low frequency response BJT amplifier Miller
More informationAltitude measurement for model rocketry
Altitude measurement for model rocketry David A. Cauhey Sibley School of Mechanical Aerospace Enineerin, Cornell University, Ithaca, New York 14853 I. INTRODUCTION In his book, Rocket Boys, 1 Homer Hickam
More information5 Shallow water QG theory.
5 Shallow water QG theory. So far we have discussed the fact that lare scale motions in the extratropical atmosphere are close to eostrophic balance i.e. the Rossby number is small. We have examined
More informationDesign Engineering MEng EXAMINATIONS 2016
IMPERIAL COLLEGE LONDON Design Engineering MEng EXAMINATIONS 2016 For Internal Students of the Imperial College of Science, Technology and Medicine This paper is also taken for the relevant examination
More informationProf. D. Manstretta LEZIONI DI FILTRI ANALOGICI. Danilo Manstretta AA
AA3 LEZIONI DI FILTI ANALOGICI Danilo Manstretta AA 3 AA3 High Order OAC Filters H() s a s... a s a s a n s b s b s b s b n n n n... The goal of this lecture is to learn how to design high order OAC
More informationMidterm Feb. 17, 2009 Physics 110B Secret No.=
Midterm Feb. 17, 29 Physics 11B Secret No.= PROBLEM (1) (4 points) The radient operator = x i ê i transforms like a vector. Use ɛ ijk to prove that if B( r) = A( r), then B( r) =. B i = x i x i = x j =
More informationECE 342 Solid State Devices & Circuits 4. CMOS
ECE 34 Solid State Devices & Circuits 4. CMOS Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 34 Jose Schutt Aine 1 Digital Circuits V IH : Input
More informationEECS 242: Amplifier Design Examples
EECS 242: Amplifier Design Examples SmallSignal Transistor Model Intrinsic transistor model Using basic equations, let s assume we have the following process: f T = 100 GHz A v0 = 10, V t = 0.3V, V gs
More informationESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals
University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals ESE570, Spring 017 Final Wednesday, May 3 4 Problems with point weightings shown.
More informationPhysicsAndMathsTutor.com
. A particle of mass m is projected vertically upwards, at time t =, with speed. The particle is mv subject to air resistance of manitude, where v is the speed of the particle at time t and is a positive
More informationCMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators
IsLab Analog Integrated ircuit Design OMP21 MOS omparators כ Kyungpook National University IsLab Analog Integrated ircuit Design OMP1 omparators A comparator is used to detect whether a signal is greater
More informationLecture 50 Changing Closed Loop Dynamic Response with Feedback and Compensation
Lecture 50 Changing Closed Loop Dynamic Response with Feedback and Compensation 1 A. Closed Loop Transient Response Waveforms 1. Standard Quadratic T(s) Step Response a. Q > 1/2 Oscillatory decay to a
More informationLecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:
Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I curve (SquareLaw Model)
More informationMicroelectronic Circuit Design 4th Edition Errata  Updated 4/4/14
Chapter Text # Inside back cover: Triode region equation should not be squared! i D = K n v GS "V TN " v & DS % ( v DS $ 2 ' Page 49, first exercise, second answer: 1.35 x 10 6 cm/s Page 58, last exercise,
More informationRenormalization Group Theory
Chapter 16 Renormalization Group Theory In the previous chapter a procedure was developed where hiher order 2 n cycles were related to lower order cycles throuh a functional composition and rescalin procedure.
More informationLecture 320 Improved OpenLoop Comparators and Latches (3/28/10) Page 3201
Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 321 LECTURE 32 IMPROVED OPENLOOP COMPARATORS AND LATCHES LECTURE ORGANIZATION Outline Autozeroing Hysteresis Simple es Summary CMOS Analog
More informationName: Grade: Q1 Q2 Q3 Q4 Q5 Total. ESE370 Fall 2015
University of Pennsylvania Department of Electrical and System Engineering CircuitLevel Modeling, Design, and Optimization for Digital Systems ESE370, Fall 205 Midterm Wednesday, November 4 Point values
More information4.3. Solving Friction Problems. Static Friction Problems. Tutorial 1 Static Friction Acting on Several Objects. Sample Problem 1.
Solvin Friction Problems Sometimes friction is desirable and we want to increase the coefficient of friction to help keep objects at rest. For example, a runnin shoe is typically desined to have a lare
More informationNyquistRate D/A Converters. D/A Converter Basics.
NyquistRate D/A Converters David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 20 D/A Converter Basics. B in D/A is a digital signal (or word), B in b i B in = 2 1
More informationCARNEGIE MELLON UNIVERSITY DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING DIGITAL INTEGRATED CIRCUITS FALL 2002
CARNEGIE MELLON UNIVERSITY DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING 18322 DIGITAL INTEGRATED CIRCUITS FALL 2002 Final Examination, Monday Dec. 16, 2002 NAME: SECTION: Time: 180 minutes Closed
More informationThe current source. The Active Current Source
V ref +  The current source Minimum noise euals: Thevenin Norton = V ref DC current through resistor gives an increase of /f noise (granular structure) Accuracy of source also determined by the accuracy
More informationLecture 7, ATIK. Continuoustime filters 2 Discretetime filters
Lecture 7, ATIK Continuoustime filters 2 Discretetime filters What did we do last time? Switched capacitor circuits with nonideal effects in mind What should we look out for? What is the impact on system
More informationFrequency Response part 2 (I&N Chap 12)
Frequency Response part 2 (I&N Chap 12) Introduction & TFs Decibel Scale & Bode Plots Resonance Scaling Filter Networks Applications/Design Frequency response; based on slides by J. Yan Slide 3.1 Example
More informationDepartment of Electrical Engineering and Computer Sciences University of California, Berkeley. Final Exam Solutions
Electrical Engineering 42/00 Summer 202 Instructor: Tony Dear Department of Electrical Engineering and omputer Sciences University of alifornia, Berkeley Final Exam Solutions. Diodes Have apacitance?!?!
More informationExact Analysis of a CommonSource MOSFET Amplifier
Exact Analysis of a CommonSource MOSFET Amplifier Consider the commonsource MOSFET amplifier driven from signal source v s with Thévenin equivalent resistance R S and a load consisting of a parallel
More information1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012
/3/ 9 January 0 Study the linear model of MOS transistor around an operating point." MOS in saturation: V GS >V th and V S >V GS V th " VGS vi  I d = I i d VS I d = µ n ( L V V γ Φ V Φ GS th0 F SB F
More informationRadivoje Đurić, 2015, Analogna Integrisana Kola 1
OVA & OTA 1 OVA VAOperational Voltage Amplifier Ideally a voltagecontrolled voltage source Typically contains an output stage that can drive arbitrary loads, including small resistances Predominantly
More informationLecture 17 Date:
Lecture 17 Date: 27.10.2016 Feedback and Properties, Types of Feedback Amplifier Stability Gain and Phase Margin Modification Elements of Feedback System: (a) The feed forward amplifier [H(s)] ; (b) A
More informationUNIVERSITÀ DEGLI STUDI DI CATANIA. Dottorato di Ricerca in Ingegneria Elettronica, Automatica e del Controllo di Sistemi Complessi, XXII ciclo
UNIVERSITÀ DEGLI STUDI DI CATANIA DIPARTIMENTO DI INGEGNERIA ELETTRICA, ELETTRONICA E DEI SISTEMI Dottorato di Ricerca in Ingegneria Elettronica, Automatica e del Controllo di Sistemi Complessi, XXII ciclo
More informationFlipFlopping, Primary Visibility and the Selection of Candidates Marina Agranov ONLINE APPENDIX
FlipFloppin, Primary Visibility and the Selection of Candidates Marina Aranov ONLINE APPENDIX Appendix A: Basic Election Model Proof of Claim. Consider the challener who is believed to be moderate with
More informationLecture 5: DC & Transient Response
Lecture 5: DC & Transient Response Outline q Pass Transistors q DC Response q Logic Levels and Noise Margins q Transient Response q RC Delay Models q Delay Estimation 2 Activity 1) If the width of a transistor
More informationLecture 6: DC & Transient Response
Lecture 6: DC & Transient Response Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline Pass Transistors DC Response Logic Levels and Noise Margins
More informationEECE 2150 Circuits and Signals, Biomedical Applications Final Exam Section 3
EECE 2150 Circuits and Signals, Biomedical Applications Final Exam Section 3 Instructions: Closed book, closed notes; Computers and cell phones are not allowed You may use the equation sheet provided but
More informationSwitched Capacitor: Sampled Data Systems
Switched Capacitor: Sampled Data Systems Basic switched capacitor theory How has Anadigm utilised this. TheoryBasic SC and Anadigm1 Resistor & Charge Relationship I + V  I Resistance is defined in terms
More informationTransient response of RC and RL circuits ENGR 40M lecture notes July 26, 2017 ChuanZheng Lee, Stanford University
Transient response of C and L circuits ENG 40M lecture notes July 26, 2017 ChuanZheng Lee, Stanford University esistor capacitor (C) and resistor inductor (L) circuits are the two types of firstorder
More informationStudio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.
Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.2 pp. 232242 Twostage opamp Analysis Strategy Recognize
More informationME 375 Final Examination Thursday, May 7, 2015 SOLUTION
ME 375 Final Examination Thursday, May 7, 2015 SOLUTION POBLEM 1 (25%) negligible mass wheels negligible mass wheels v motor no slip ω r r F D O no slip e in Motor% Cart%with%motor%a,ached% The coupled
More informationPhysics 18 Spring 2011 Homework 2  Solutions Wednesday January 26, 2011
Physics 18 Sprin 011 Homework  s Wednesday January 6, 011 Make sure your name is on your homework, and please box your final answer. Because we will be ivin partial credit, be sure to attempt all the
More informationOPERATIONAL AMPLIFIER ª Differentialinput, SingleEnded (or Differential) output, DCcoupled, HighGain amplifier
à OPERATIONAL AMPLIFIERS à OPERATIONAL AMPLIFIERS (Introduction and Properties) Phase relationships: Noninverting input to output is 0 Inverting input to output is 180 OPERATIONAL AMPLIFIER ª Differentialinput,
More informationPhysics 11 Fall 2012 Practice Problems 2  Solutions
Physics 11 Fall 01 Practice Problems  s 1. True or false (inore any effects due to air resistance): (a) When a projectile is fired horizontally, it takes the same amount of time to reach the round as
More informationLogic Design 2013/9/26. Introduction. Chapter 4: Optimized Implementation of Logic Functions. Kmap
2/9/26 Loic Desin Chapter 4: Optimized Implementation o Loic Functions Introduction The combinin property allows us to replace two minterms that dier in only one variable with a sinle product term that
More informationSinusoidal SteadyState Analysis
Chapter 4 Sinusoidal SteadyState Analysis In this unit, we consider circuits in which the sources are sinusoidal in nature. The review section of this unit covers most of section 9.1 9.9 of the text.
More informationELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 2010/2011 CONTROL ENGINEERING SHEET 5 LeadLag Compensation Techniques
CAIRO UNIVERSITY FACULTY OF ENGINEERING ELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 00/0 CONTROL ENGINEERING SHEET 5 LeadLag Compensation Techniques [] For the following system, Design a compensator such
More informationCHAPTER 14 SIGNAL GENERATORS AND WAVEFORM SHAPING CIRCUITS
CHAPTER 4 SIGNA GENERATORS AND WAEFORM SHAPING CIRCUITS Chapter Outline 4. Basic Principles of Sinusoidal Oscillators 4. Op Amp RC Oscillators 4.3 C and Crystal Oscillators 4.4 Bistable Multivibrators
More informationHabits and Multiple Equilibria
Habits and Multiple Equilibria Lorenz Kuen and Eveny Yakovlev February 5, 2018 Abstract Abstract TBA. A Introduction Brief introduction TBA B A Structural Model of Taste Chanes Several structural models
More informationCHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN. Hà Nội, 9/24/2012
1 CHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN Hà Nội, 9/24/2012 Chapter 3: MOSFET 2 Introduction Classifications JFET DFET (Depletion MOS) MOSFET (Enhancement EFET) DC biasing Small signal
More informationCmpt 250 Unsigned Numbers January 11, 2008
Cmt 25 Unsined Numbers Januar, 28 These notes serve two uroses in the contet of Cmt 25: as we develo the basic desin of an inteer ALU, we ll review the basics of number reresentation and combinational
More informationFeedback design for the Buck Converter
Feedback design for the Buck Converter Portland State University Department of Electrical and Computer Engineering Portland, Oregon, USA December 30, 2009 Abstract In this paper we explore two compensation
More informationESE319 Introduction to Microelectronics Bode Plot Review High Frequency BJT Model
Bode Plot Review High Frequency BJT Model 1 Logarithmic Frequency Response Plots (Bode Plots) Generic form of frequency response rational polynomial, where we substitute jω for s: H s=k sm a m 1 s m 1
More informationA LDO Regulator with Weighted Current Feedback Technique for 0.47nF10nF Capacitive Load
A LDO Regulator with Weighted Current Feedback Technique for 0.47nF10nF Capacitive Load Presented by Tan Xiao Liang Supervisor: A/P Chan Pak Kwong School of Electrical and Electronic Engineering 1 Outline
More informationRESISTANCE STRAIN GAGES FILLAMENTS EFFECT
RESISTANCE STRAIN GAGES FILLAMENTS EFFECT Nashwan T. Younis, Younis@enr.ipfw.edu Department of Mechanical Enineerin, Indiana UniversityPurdue University Fort Wayne, USA Bonsu Kan, kan@enr.ipfw.edu Department
More informationApplication Report. Mixed Signal Products SLOA021
Application Report May 1999 Mixed Signal Products SLOA021 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product
More informationTransistor amplifiers: Biasing and Small Signal Model
Transistor amplifiers: iasing and Small Signal Model Transistor amplifiers utilizing JT or FT are similar in design and analysis. Accordingly we will discuss JT amplifiers thoroughly. Then, similar FT
More informationPreamplifier in 0.5µm CMOS
A 2.125 Gbaud 1.6kΩ Transimpedance Preamplifier in 0.5µm CMOS Sunderarajan S. Mohan Thomas H. Lee Center for Integrated Systems Stanford University OUTLINE Motivation Shuntpeaked Amplifier Inductor Modeling
More informationSOME USEFUL NETWORK THEOREMS
APPENDIX D SOME USEFUL NETWORK THEOREMS Introduction In this appendix we review three network theorems that are useful in simplifying the analysis of electronic circuits: Thévenin s theorem Norton s theorem
More informationReview of Linear TimeInvariant Network Analysis
D1 APPENDIX D Review of Linear TimeInvariant Network Analysis Consider a network with input x(t) and output y(t) as shown in Figure D1. If an input x 1 (t) produces an output y 1 (t), and an input x
More informationMixedSignal IC Design Notes set 1: Quick Summary of Device Models
ECE194J /594J notes, M. Rodwell, copyrihted 2011 MixedSinal IC Desin Notes set 1: Quick Summary of Device Models Mark Rodwell University of California, Santa Barbara rodwell@ece.ucsb.edu 8058933244,
More informationD is the voltage difference = (V +  V  ).
1 Operational amplifier is one of the most common electronic building blocks used by engineers. It has two input terminals: V + and V , and one output terminal Y. It provides a gain A, which is usually
More informationAnalysis of Halo Implanted MOSFETs
Analysis of alo Implante MOSFETs olin McAnrew an Patrick G Drennan Freescale Semiconuctor, Tempe, AZ, olinmcanrew@freescalecom ABSTAT MOSFETs with heavily ope reions at one or both ens of the channel exhibit
More informationChapter 5 HW Solution
Chapter 5 HW Solution Review Questions. 1, 6. As usual, I think these are just a matter of text lookup. 1. Name the four components of a block diagram for a linear, timeinvariant system. Let s see, I
More information8 sin 3 V. For the circuit given, determine the voltage v for all time t. Assume that no energy is stored in the circuit before t = 0.
For the circuit given, determine the voltage v for all time t. Assume that no energy is stored in the circuit before t = 0. Spring 2015, Exam #5, Problem #1 4t Answer: e tut 8 sin 3 V 1 For the circuit
More informationPACS. Fitting PACS ramps with analytical models. Part III The IMEC model. Herschel. Martin Groenewegen (ICC KUL)
Page 1 Fitting PACS ramps with analytical models. Part III The IMEC model Martin Groenewegen (ICC KUL) Page 2 DOCUMENT CHANGE RECORD Version Date Changes Remarks Draft 0 22September2004 New document.
More informationLecture 5 Review Current Source Active Load Modified Large / Small Signal Models Channel Length Modulation
Lecture 5 Review Current Source Active Load Modified Large / Small Signal Models Channel Length Modulation Text sec 1.2 pp. 2832; sec 3.2 pp. 128129 Current source Ideal goal Small signal model: Open
More informationPulsed Lasers Revised: 2/12/14 15: , Henry Zmuda Set 5a Pulsed Lasers
Pulsed Lasers Revised: 2/12/14 15:27 2014, Henry Zmuda Set 5a Pulsed Lasers 1 Laser Dynamics Puled Lasers More efficient pulsing schemes are based on turning the laser itself on and off by means of an
More informationOperational amplifiers (Op amps)
Operational amplifiers (Op amps) v R o R i v i Av i v View it as an ideal amp. Take the properties to the extreme: R i, R o 0, A.?!?!?!?! v v i Av i v A Consequences: No voltage dividers at input or output.
More informationDesign of Chevron Gusset Plates
017 SEAOC CONENTION PROCEEDINGS Desin of Chevron Gusset Plates Rafael Sali, Director of Seismic Desin Walter P Moore San Francisco, California Leih Arber, Senior Enineer American Institute of Steel Construction
More informationEE115C Digital Electronic Circuits Homework #5
EE115C Digital Electronic Circuits Homework #5 Due Thursday, May 13, 6pm @ 56147E EIV Problem 1 Elmore Delay Analysis Calculate the Elmore delay from node A to node B using the values for the resistors
More informationLecture 23: NorCal 40A Power Amplifier. Thermal Modeling.
Whites, EE 322 Lecture 23 Page 1 of 13 Lecture 23: NorCal 40A Power Amplifier. Thermal Modeling. Recall from the last lecture that the NorCal 40A uses a Class C power amplifier. From Fig. 10.3(b) the collector
More information