Lab 4: Frequency Response of CG and CD Amplifiers.
|
|
- Kerry Cunningham
- 5 years ago
- Views:
Transcription
1 ESE 34 Electronics aboratory B Departent of Electrical and Coputer Enineerin Fall 2 ab 4: Frequency esponse of CG and CD Aplifiers.. OBJECTIVES Understand the role of input and output ipedance in deterinin the ain of FET aplifiers: Measure the frequency response of CG aplifier; Measure the frequency response of CD aplifier. 2. INTODUCTION 2.. Frequency response of CG and CD aplifiers. In previous lab we have studied the ain of the CS aplifier payin special attention to the effect of load resistance and capacitance on aplifier bandwidth. By connectin capacitance to the load, we were essentially addin a low-pass filter at the output on CS aplifier. We have intentionally iniized the contribution of the parasitic low-pass-filter at the input to avoid the discussion of associated Miller effect. We did that by takin easured value of the ate-to-source sinal voltae for an input voltae. Strictly speakin the ate aterial of the MOSFET has finite resistance and even in the experiental arraneent of lab 3 one cannot afford to unconditionally foret about low-pass-filter at the input. In this lab we will study that input low-pass-filter. We will also discuss the topoloies of the FET aplifiers that can help to iniize the bandwidth liitations associated with the low-pass-filters either at the input or at the output. Fiure a shows the eneric CS aplifier with realistic sinal source havin finite output resistance. The equivalent circuit in Fiure b can be used to predict hih 3dB frequency f H. In this equivalent circuit the Miller effect is already taken into account and one can see an equivalent capacitance C M in parallel with input capacitance C GS. In our experients we are not usin any G so in our particular case si = si. Equivalent load resistance = (r D ). If open circuit voltae ain is bein easured then = and = (r D ). Fiure. ow-pass-filter at the input of CS aplifier (coposed of si and C GS C M ) will liit the aplifier bandwidth (BW) and correspondin hih 3B frequency can be estiated as: f H 2 π C C 2 π C C. () si GS M si GS GD
2 ESE 34 Electronics aboratory B Departent of Electrical and Coputer Enineerin Fall 2 Miller effect aplifies the role of C GD and it is often the C M rather than C GS that liits the BW of CS aplifier. Coon Gate (CG) aplifier does not suffer fro Miller effect since no capacitive couplin (well, alost no) is present between input and output. Fiure 2a shows CG circuit topoloy for sinals only, i.e. power supplies are oitted but assued. Fiure 2. Fiure 2b shows an equivalent circuit with r inored and b, i.e. back-ate transconductance, shown. In interated circuit (IC) CG aplifiers, ate and back-ate transconductances act toether since source-to-ate and source-to-bulk sinal voltaes are equal to each other (bulk is connected to power supply voltae, i.e. round for sinal). In our lab experients we should not care about b since we often connect bulk to source for siplicity. Effective low-pass-filter at the input of CG aplifier has 3dB cut-off: f H input. (2) 2 π S CGS b The low-pass-filter at the output will have 3dB cut-off at (often doinant pole in any applications): f H output 2 π C GD C. (3) Here is an equivalent load, i.e. includin D. Both poles due to input and output low-pass-filters are often hiher then f H for CS aplifier (see equation ()). Hence, BW of CG aplifier is extended as copared to CS one. However, low input resistance of CG aplifier can reduce idband voltae ain especially for sinal sources with lare internal resistance (observe voltae divider ade of S and /( + b )). Hence we can expect (in our experients for CG aplifier) wider BW but lower idband ain as copared to CS one. In special case when load capacitance C liits the BW of the CS aplifier the chane of the circuit topoloy to CG one would not iprove BW. Product of and C will essentially deterine the tie constant of the output low-pass-filter for both CS and CG aplifiers. However, one can use voltae buffer with reduced output resistance. Naely, one can use Coon Drain (CD) confiuration. Fiure 3a shows scheatically an IC realization of CD aplifier circuit. Aain, in eneral, bulk is on round for sinal, but we will just connect it to source to eliinate the body effect discussion at all. Input is applied to ate and output is collected at source. Drain is rounded for sinals. Equivalent circuit is shown at 2
3 ESE 34 Electronics aboratory B Departent of Electrical and Coputer Enineerin Fall 2 Fiure 3b. The equivalent circuit includes extra eleents, naely, load capacitance C and sinal source internal resistance. Fiure 3. In our lab we will be interested in perforance of CD (source follower) aplifier as a voltae buffer with sall output resistance. Hence we will easure input voltae directly at ate (this is equivalent to havin si = ) and use no to iniize roles of C GS and C GD. Then the hih 3dB frequency will be ainly deterined by CG equivalent output resistance and load capacitance: f H 2 π out C 2 π C. (4) 2 π r C As lon as / is saller than (equation (3)) source follower will have extended BW, i.e. CG confiuration is less sensitive to load capacitance than CS and CG ones. 3. PEIMINAY AB 3.. Assue si = kω, C GS = pf and C GD = pf. Usin paraeters of CS aplifier fro laboratory experients 2 and 3 find the correspondin BW of open-circuit voltae ain Calculate the hih 3 db frequency for open-circuit voltae ain of CG aplifier with the sae bias, D, S = si as CS fro Calculate the hih 3dB frequencies for CS and CD aplifiers each loaded with 3 pf capacitor. Assue = si =. All necessary paraeters take fro your lab 2 and 3 data. 3
4 ESE 34 Electronics aboratory B Departent of Electrical and Coputer Enineerin Fall 2 4. EXPEIMENT (we are interested in hih 3dB frequency, so start easureents fro idband frequencies, i.e. skip easurin the low frequency part of anitude responses to save tie) 4.. Build the CS circuit shown below usin = = 5 V. Select 5 kω potentioeter and adjust it to obtain 25 µa bias current for. For C S and D use values fro lab 2 or 3. Select S = kω. Use oscilloscope to visualize both input and output sinusoidal wavefors. Perfor easureents of the anitude D si M CS Present the easureent results in the for of table. Plot the experiental results. Copare hih 3 db frequency with the value easured in 4. part of lab Adjust your circuit to obtain CG aplifier. Naely, round the ate and connect function enerator throuh kω S and C S to source of (see circuit below). Perfor easureents of the anitude D CS si M Present the easureent results in the for of table. Plot the experiental results. Explain difference in idband ain and hih 3dB frequency between CG and CS aplifiers. 4
5 ESE 34 Electronics aboratory B Departent of Electrical and Coputer Enineerin Fall Asseble CD aplifier. Naely, reove D and connect drain directly to V DD, apply input sinal to ate of (see circuit below) and easure output at source. Perfor easureents of the anitude M Present the easureent results in the for of table. Plot the experiental results. Coent on values of idband ain and hih 3 db frequency Auent circuit fro 4.3 with load capacitance C = 3 pf. Perfor easureents of the anitude M C Present the easureent results in the for of table. Plot the experiental results. Explain chane in hih 3dB frequency value. 5. EPOT The report should include the lab oals, short description of the work, the experiental and siulated data presented in plots, the data analysis and coparison followed by conclusions. Please follow the steps in the experiental part and clearly present all the results of easureents. Be creative; try to find soethin interestin to coent on. 5
Lecture 36: MOSFET Common Drain (Source Follower) Amplifier.
Whites, EE 320 Lecture 36 Pae 1 of 10 Lecture 36: MOSFET Coon Drain (Source Follower) Aplifier. The third, and last, discrete-for MOSFET aplifier we ll consider in this course is the coon drain aplifier.
More informationECEG 351 Electronics II Spring 2017
ECEG 351 Electronics Sprin 017 Review Topics for Exa #3 Please review the Exa Policies section of the Exas pae at the course web site. You should especially note the followin: 1. You will be allowed to
More informationECEG 351 Electronics II Spring 2017
G 351 lectronics Sprin 2017 Review Topics for xa #1 Please review the xa Policies section of the xas pae at the course web site. Please especially note the followin: 1. You will be allowed to use a non-wireless
More informationECEN326: Electronic Circuits Fall 2017
EEN36: Electronic ircuits Fall 07 ecture 5: Frequency esponse a Palero Analo & Mixed-al enter Texas A&M University Announceents HW5 due / Exa /6 9:0-0:0 (0 extra utes) losed book w/ one standard note sheet
More informationEE 330 Lecture 33. Basic amplifier architectures Common Emitter/Source Common Collector/Drain Common Base/Gate. Basic Amplifiers
33 Lecture 33 asic aplifier architectures oon itter/source oon ollector/drain oon ase/gate asic plifiers nalysis, Operation, and Desin xa 3 Friday pril 3 eview Previous Lecture Two-Port quivalents of Interconnected
More informationECEN326: Electronic Circuits Fall 2017
ECEN36: Electronic Circuits Fall 07 Lecture 7: Feedback Sa Palero Analo & Mixed-Sal Center Texas A&M University Announceents Hoework 7 due /9 Exa 3 / 8:00-0:00 Closed book w/ one standard note sheet 8.5
More informationLecture 21. REMINDERS Review session: Fri.11/9,3 5PMin306Soda in 306 (HP Auditorium) Midterm #2 (Thursday 11/15, 3:30 5PM in Sibley Auditorium)
Lecture EMINES eiew session: Fri./9,3 5PM306Soda 306 (HP Auditoriu) Midter # (Thursday /5, 3:30 5PM Sibley Auditoriu) OUTLINE Frequency esponse eiew of basic concepts hih frequency MOSFET odel S stae G
More informationV DD. M 1 M 2 V i2. V o2 R 1 R 2 C C
UNVERSTY OF CALFORNA Collee of Enineerin Department of Electrical Enineerin and Computer Sciences E. Alon Homework #3 Solutions EECS 40 P. Nuzzo Use the EECS40 90nm CMOS process in all home works and projects
More informationLecture 10 OUTLINE. Reading: Chapter EE105 Spring 2008 Lecture 10, Slide 1 Prof. Wu, UC Berkeley
Lecture 0 OUTLIN BJT Aplifiers (3) itter follower (Coon-collector aplifier) Analysis of eitter follower core Ipact of source resistance Ipact of arly effect itter follower with biasin eadin: Chapter 5.3.3-5.4
More informationA new small-signal RF MOSFET model
A new sall-sinal F MOSFET odel KWO-MING HANG, HAN-PANG WANG Departent of Electronics Enineerin, National hiao-tun Uniersity, Hsinchu, Taiwan 3,. O.. Tel: 8863573887. Fax: 8863573887. Astract: In this paper,
More informationChapter 11 Frequency Response. EE105 - Spring 2007 Microelectronic Devices and Circuits. High Frequency Roll-off of Amplifier. Gain Roll-off Thru C L
EE05 - Spr 2007 Microelectronic Devices and ircuits ecture 9 Frequency Response hapter Frequency Response. General onsiderations.2 Hih-Frequency Models of Transistors.3 Frequency Response of S Staes.4
More informationEECE488: Analog CMOS Integrated Circuit Design. Introduction and Background
EECE488: Analo CMOS Interated Circuit Desin Introduction and Backround Shahriar Mirabbasi Departent of Electrical and Coputer Enineerin University of British Colubia shahriar@ece.ubc.ca Technical contributions
More informationChapter 2. Small-Signal Model Parameter Extraction Method
Chapter Sall-Signal Model Paraeter Extraction Method In this chapter, we introduce a new paraeter extraction technique for sall-signal HBT odeling. Figure - shows the sall-signal equivalent circuit of
More informationEE 434 Lecture 16. Small signal model Small signal applications in amplifier analysis and design
EE 434 Lecture 16 Sall sinal odel Sall sinal applications in aplifier analysis and desin Quiz 13 The of an n-channel OS transistor that has a quiescent current of 5A was easured to be 10A/. If the lenth
More informationComparison of bulk driven, floating gate and sub threshold methods in designing of a typical amplifier
Journal of Novel Applied ciences Available online at www.jnasci.or 03 JNA Journal-03--9/49-436 IN 3-549 03 JNA Coparison of bulk driven, floatin ate and sub threshold ethods in desinin of a typical aplifier
More informationA we connect it in series with a capacitor of capacitance C 160 F. C The circuit thus carries an alternating sinusoidal current i.
I-(7 points) Deterination of a characteristic of a coil In order to deterine the resistance r of a coil of inductance 0 03 H, A we connect it in series with a capacitor of capacitance C 160F across the
More informationIntroduction to CMOS RF Integrated Circuits Design
Introduction to CMO F Interated Circuit Dein III. Low Noie Aplifier Introduction to CMO F Interated Circuit Dein Fall 0, Prof. JianJun Zhou III- Outline Fiure of erit Baic tructure Input and output atchin
More informationECE 342 Electronic Circuits. Lecture 25 Frequency Response of CG, CB,SF and EF
ECE 342 Electronic Circuits ecture 25 Frequency esponse of CG, CB,SF and EF Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 342 Jose Schutt Aine 1 Common
More informationCHAPTER 3 QUADRUPLEX WINDING REDUNDANCY BRUSHLESS DC MOTOR
26 CHAPTER 3 QUADRUPLEX WINDING REDUNDANCY BRUSHLESS DC MOTOR 3.1 INTRODUCTION This chapter presents the desin of new quadruplex windin redundancy peranent anet brushless dc otor. The desin is carried
More informationECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION
ECE-343 Test : Feb 0, 00 6:00-8:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z
More informationHomework Assignment 08
Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance
More informationMixed Signal IC Design Notes set 4: Broadband Design Techniques
Mixed Sal C Des Notes set 4: Broadband Des Techniques Mark odwell University of California, Santa Barbara rodwell@ece.ucsb.edu 805-893-3244, 805-893-3262 fax Gett ore bandwidth At this pot we have learned
More informationVector Spaces in Physics 8/6/2015. Chapter 4. Practical Examples.
Vector Spaces in Physics 8/6/15 Chapter 4. Practical Exaples. In this chapter we will discuss solutions to two physics probles where we ae use of techniques discussed in this boo. In both cases there are
More information6.012 Electronic Devices and Circuits Spring 2005
6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) -OPEN BOOK- Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVEITY OF CAIFONIA Collee of Enineerin Departent of Electrical Enineerin and Coputer cience E. Alon Hoework # olution EEC 40 P. Nuzzo Ue the EEC40 90n CMO proce in all hoework and project unle noted
More information55:041 Electronic Circuits The University of Iowa Fall Exam 2
Exam 2 Name: Score /60 Question 1 One point unless indicated otherwise. 1. An engineer measures the (step response) rise time of an amplifier as t r = 0.35 μs. Estimate the 3 db bandwidth of the amplifier.
More informationHY:433 Σχεδίαση Αναλογικών/Μεικτών και Υψισυχνών Κυκλωμάτων
HY:433 Σχεδίαση Αναλογικών/Μεικτών και Υψισυχνών Κυκλωμάτων «Low Noie Aplifier» Φώτης Πλέσσας fplea@e-ce.uth.r F eceiver Antenna BPF LNA BPF Mixer BPF3 IF Ap Deodulator F front end LO LNA De Conideration
More informationExperimental and theoretical study of the gas-water two phase flow through a conductance multiphase Venturi meter in vertical annular (wet gas) flow
Experiental and theoretical study of the as-ater to phase flo throuh a conductance ultiphase Venturi eter in vertical annular (et as) flo Abbas a H. A. M. Hasan and G. P. Lucas a University of Huddersfield,
More informationExample: High-frequency response of a follower
Example: Hih-requency response o a ollower o When body eects are cluded, db actually appears between dra and round. ce both termals o db are rounded, it does not aect the circuit. o d is also between the
More informationAnalysis of ground vibration transmission in high precision equipment by Frequency Based Substructuring
Analysis of ground vibration transission in high precision equipent by Frequency Based Substructuring G. van Schothorst 1, M.A. Boogaard 2, G.W. van der Poel 1, D.J. Rixen 2 1 Philips Innovation Services,
More informationEECE488: Analog CMOS Integrated Circuit Design. Set 2: Background
EECE488: Analo CMOS Interated Circuit esin Set : Backround Shahriar Mirabbasi epartent of Electrical and Coputer Enineerin Uniersity of British Colubia shahriar@ece.ubc.ca Technical contributions of Pedra
More informationAssignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.
Page 1 of 3 ELEC 312: ELECTRONICS II : ASSIGNMENT-3 Department of Electrical and Computer Engineering Winter 2012 1. A common-emitter amplifier that can be represented by the following equivalent circuit,
More informationVoltage AmpliÞer Frequency Response
Voltage AmpliÞer Frequency Response Chapter 9 multistage voltage ampliþer 5 V M 7B M 7 M 5 R 35 kω M 6B M 6 Q 4 100 µa X M 3 Q B Q v OUT V s M 1 M 8 M9 V BIAS M 10 Approaches: 1. brute force OCTC -- do
More informationCE/CS Amplifier Response at High Frequencies
.. CE/CS Amplifier Response at High Frequencies INEL 4202 - Manuel Toledo August 20, 2012 INEL 4202 - Manuel Toledo CE/CS High Frequency Analysis 1/ 24 Outline.1 High Frequency Models.2 Simplified Method.3
More informationStatistical Logic Cell Delay Analysis Using a Current-based Model
Statistical Logic Cell Delay Analysis Using a Current-based Model Hanif Fatei Shahin Nazarian Massoud Pedra Dept. of EE-Systes, University of Southern California, Los Angeles, CA 90089 {fatei, shahin,
More informationIntroduction: the common and the differential mode components of two voltages. differential mode component: v d = v 1 - v 2 common mode component:
EECTONCS-1 CHPTE 3 DFFEENT MPFES ntroduction: the common and the differential mode components of two voltaes v d v c differential mode component: v d = v 1 - v common mode component: v1 v v c = v 1 v vd
More informationEE5900 Spring Lecture 4 IC interconnect modeling methods Zhuo Feng
EE59 Spring Parallel LSI AD Algoriths Lecture I interconnect odeling ethods Zhuo Feng. Z. Feng MTU EE59 So far we ve considered only tie doain analyses We ll soon see that it is soeties preferable to odel
More informationRotary Inverted Pendulum stabilization with time delays using BAT optimization
ITSI Transactions on Electrical and Electronics Enineerin (ITSI-TEEE) Rotary Inverted Pendulu stabilization with tie s usin BAT optiization Srikanth avirayani, Gundavarapu V Naesh uar Assistant Professor,
More informationEE 330 Lecture 30. Basic amplifier architectures
33 Lecture 3 asic aplifier architectures asic plifier Structures MOS and ipolar Transistors oth have 3 priary terinals MOS transistor has a fourth terinal that is generally considered a parasitic D terinal
More informationCHAPTER 5 THEORETICAL MODELING OF ELASTIC PROPERTIES
123 CHAPTR 5 THORTICAL MODLING OF LASTIC PROPRTIS 5.1 INTRODUCTION lastic properties are the basic quantities that are required durin desin and optiization of a lainated structure. An orthotropic laina/lainate
More informationMutual capacitor and its applications
Mutual capacitor and its applications Chun Li, Jason Li, Jieing Li CALSON Technologies, Toronto, Canada E-ail: calandli@yahoo.ca Published in The Journal of Engineering; Received on 27th October 2013;
More informationA Simple Regression Problem
A Siple Regression Proble R. M. Castro March 23, 2 In this brief note a siple regression proble will be introduced, illustrating clearly the bias-variance tradeoff. Let Y i f(x i ) + W i, i,..., n, where
More informationth Annual IEEE Power Electronics Specialists Conference Aachen, Germany, Parallel Connection of Piezoelectric Transformers
004 35th Annual IEEE ower Electronics Specialists Conference Aachen, Gerany, 004 arallel Connection of iezoelectric Transforers Svetlana Bronstein, Gregory Ivensky and Sa Ben-Yaakov* ower Electronics Laboratory
More informationID 1163 CURE MONITORING OF THERMOSETTING RESIN COMPOSITES BY LACOMTECH DIELECTROMETRY
ID 63 CURE MONITORING OF THERMOSETTING RESIN COMPOSITES BY LACOMTECH DIELECTROMETRY Jae Wook Kwon and Dai Gil Lee Departent of Mechanical Engineering, Korea Advanced Institute of Science and Technology,
More informationANALYSIS OF POWER EFFICIENCY FOR FOUR-PHASE POSITIVE CHARGE PUMPS
ANALYSS OF POWER EFFCENCY FOR FOUR-PHASE POSTVE CHARGE PUMPS Chien-pin Hsu and Honchin Lin Department of Electrical Enineerin National Chun-Hsin University, Taichun, Taiwan e-mail:hclin@draon.nchu.edu.tw
More informationExperimental Design For Model Discrimination And Precise Parameter Estimation In WDS Analysis
City University of New York (CUNY) CUNY Acadeic Works International Conference on Hydroinforatics 8-1-2014 Experiental Design For Model Discriination And Precise Paraeter Estiation In WDS Analysis Giovanna
More informationThe proofs of Theorem 1-3 are along the lines of Wied and Galeano (2013).
A Appendix: Proofs The proofs of Theore 1-3 are along the lines of Wied and Galeano (2013) Proof of Theore 1 Let D[d 1, d 2 ] be the space of càdlàg functions on the interval [d 1, d 2 ] equipped with
More informationOn the Effect of the Lambda Parameter on Performance and Stability Indexes in DMC Control
Jose Manuel Loez-Guede et al. International Journal of Control Systes and Robotics htt://www.iaras.or/iaras/journals/ijcsr On the Effect of the Labda Paraeter on Perforance and Stability Indexes in DMC
More informationNonmonotonic Networks. a. IRST, I Povo (Trento) Italy, b. Univ. of Trento, Physics Dept., I Povo (Trento) Italy
Storage Capacity and Dynaics of Nononotonic Networks Bruno Crespi a and Ignazio Lazzizzera b a. IRST, I-38050 Povo (Trento) Italy, b. Univ. of Trento, Physics Dept., I-38050 Povo (Trento) Italy INFN Gruppo
More informationEE 435 Lecture 13. Cascaded Amplifiers. -- Two-Stage Op Amp Design
EE 435 Lecture 13 ascaded Amplifiers -- Two-Stae Op Amp Desin Review from Last Time Routh-Hurwitz Stability riteria: A third-order polynomial s 3 +a 2 s 2 +a 1 s+a 0 has all poles in the LHP iff all coefficients
More informationAnalysis and Design of Analog Integrated Circuits Lecture 7. Differential Amplifiers
Analysis and Desin of Analo Interated Circuits ecture 7 Differential Amplifiers Michael H. Perrott February 1, 01 Copyriht 01 by Michael H. Perrott All rihts reserved. Review Proposed Thevenin CMOS Transistor
More informationWIRELESS DRIVE OF PIEZOELECTRIC COMPONENTS SATYANARAYAN BHUYAN 2011
WIRELESS DRIVE OF PIEZOELECTRIC COMPONENTS SATYANARAYAN BHUYAN 011 WIRELESS DRIVE OF PIEZOELECTRIC COMPONENTS SATYANARAYAN BHUYAN SCHOOL OF ELECTRICAL & ELECTRONIC ENGINEERING 011 SATYANARAYAN BHUYAN WIRELESS
More informationStudy Committee B5 Colloquium 2005 September Calgary, CANADA
36 Study oittee B olloquiu Septeber 4-6 algary, ND ero Sequence urrent opensation for Distance Protection applied to Series opensated Parallel Lines TKHRO KSE* PHL G BEUMONT Toshiba nternational (Europe
More informationAdvanced Current Mirrors and Opamps
Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------
More informationSmith Predictor Based-Sliding Mode Controller for Integrating Process with Elevated Deadtime
Sith Predictor Based-Sliding Mode Controller for Integrating Process with Elevated Deadtie Oscar Caacho, a, * Francisco De la Cruz b a Postgrado en Autoatización e Instruentación. Grupo en Nuevas Estrategias
More informationLecture 37: Frequency response. Context
EECS 05 Spring 004, Lecture 37 Lecture 37: Frequency response Prof J. S. Smith EECS 05 Spring 004, Lecture 37 Context We will figure out more of the design parameters for the amplifier we looked at in
More informationFinal Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.
Final Exam Name: Max: 130 Points Question 1 In the circuit shown, the op-amp is ideal, except for an input bias current I b = 1 na. Further, R F = 10K, R 1 = 100 Ω and C = 1 μf. The switch is opened at
More informationOcean 420 Physical Processes in the Ocean Project 1: Hydrostatic Balance, Advection and Diffusion Answers
Ocean 40 Physical Processes in the Ocean Project 1: Hydrostatic Balance, Advection and Diffusion Answers 1. Hydrostatic Balance a) Set all of the levels on one of the coluns to the lowest possible density.
More informationMixed-Signal IC Design Notes set 1: Quick Summary of Device Models
ECE194J /594J notes, M. Rodwell, copyrihted 2011 Mixed-Sinal IC Desin Notes set 1: Quick Summary of Device Models Mark Rodwell University of California, Santa Barbara rodwell@ece.ucsb.edu 805-893-3244,
More informationA DESIGN GUIDE OF DOUBLE-LAYER CELLULAR CLADDINGS FOR BLAST ALLEVIATION
International Journal of Aerospace and Lightweight Structures Vol. 3, No. 1 (2013) 109 133 c Research Publishing Services DOI: 10.3850/S201042862013000550 A DESIGN GUIDE OF DOUBLE-LAYER CELLULAR CLADDINGS
More informationFigure 1: Equivalent electric (RC) circuit of a neurons membrane
Exercise: Leaky integrate and fire odel of neural spike generation This exercise investigates a siplified odel of how neurons spike in response to current inputs, one of the ost fundaental properties of
More informationElectronic Circuits Summary
Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent
More informationEE 330 Lecture 31. Basic amplifier architectures. Common Emitter/Source Common Collector/Drain Common Base/Gate
33 Lecture 3 asic aplifier architectures oon itter/source oon ollector/drain oon ase/gate eview fro arlier Lecture Two-port representation of aplifiers plifiers can be odeled as a two-port y 2 2 y y 22
More informationCommon Drain Stage (Source Follower) Claudio Talarico, Gonzaga University
Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University Common Drain Stage v gs v i - v o V DD v bs - v o R S Vv IN i v i G C gd C+C gd gb B&D v s vv OUT o + V S I B R L C L v gs - C
More informationLecture 24 Multistage Amplifiers (I) MULTISTAGE AMPLIFIER
Lecture 24 Multistage Amplifiers (I) MULTISTAGE AMPLIFIER Outline. Introduction 2. CMOS multi-stage voltage amplifier 3. BiCMOS multistage voltage amplifier 4. BiCMOS current buffer 5. Coupling amplifier
More informationMeasuring Temperature with a Silicon Diode
Measuring Teperature with a Silicon Diode Due to the high sensitivity, nearly linear response, and easy availability, we will use a 1N4148 diode for the teperature transducer in our easureents 10 Analysis
More informationHIGH RESOLUTION NEAR-FIELD MULTIPLE TARGET DETECTION AND LOCALIZATION USING SUPPORT VECTOR MACHINES
ICONIC 2007 St. Louis, O, USA June 27-29, 2007 HIGH RESOLUTION NEAR-FIELD ULTIPLE TARGET DETECTION AND LOCALIZATION USING SUPPORT VECTOR ACHINES A. Randazzo,. A. Abou-Khousa 2,.Pastorino, and R. Zoughi
More informationPipelined ADC Design. Sources of Errors. Robust Performance of Pipelined ADCs
Pipelined ADC Design Sources of Errors Robust Perforance of Pipelined ADCs 1 Review Standard Pipelined ADC Architecture V ref CLK V in S/H Stage 1 Stage 2 Stage 3 Stage k Stage -1 Stage n 1 n 2 n 3 n k
More informationChapter 9 Frequency Response. PART C: High Frequency Response
Chapter 9 Frequency Response PART C: High Frequency Response Discrete Common Source (CS) Amplifier Goal: find high cut-off frequency, f H 2 f H is dependent on internal capacitances V o Load Resistance
More informationChapter 10 Objectives
Chapter 10 Engr8 Circuit Analysis Dr Curtis Nelson Chapter 10 Objectives Understand the following AC power concepts: Instantaneous power; Average power; Root Mean Squared (RMS) value; Reactive power; Coplex
More informationEE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)
EE05 Fall 205 Microelectronic Devices and Circuits Frequency Response Prof. Ming C. Wu wu@eecs.berkeley.edu 5 Sutardja Dai Hall (SDH) Amplifier Frequency Response: Lower and Upper Cutoff Frequency Midband
More informationFrequency Response Prof. Ali M. Niknejad Prof. Rikky Muller
EECS 105 Spring 2017, Module 4 Frequency Response Prof. Ali M. Niknejad Department of EECS Announcements l HW9 due on Friday 2 Review: CD with Current Mirror 3 Review: CD with Current Mirror 4 Review:
More informationBiasing the CE Amplifier
Biasing the CE Amplifier Graphical approach: plot I C as a function of the DC base-emitter voltage (note: normally plot vs. base current, so we must return to Ebers-Moll): I C I S e V BE V th I S e V th
More informationStudying Large Scale System Using Decentralized Control
Studyin Lare Scale Syste Usin Decentralized Control MRHOJJAI, SAKRAMINEJAD, MRAZMDIDEH Mechanic Electronic Institute, Junior Collee of asa, IRAN hojatir@ailco, sakrain@ailco, ahdiehlady@yahooco Abstract:
More informationMotion Analysis of Euler s Disk
Motion Analysis of Euler s Disk Katsuhiko Yaada Osaka University) Euler s Disk is a nae of a scientific toy and its otion is the sae as a spinning coin. In this study, a siple atheatical odel is proposed
More informationCOS 424: Interacting with Data. Written Exercises
COS 424: Interacting with Data Hoework #4 Spring 2007 Regression Due: Wednesday, April 18 Written Exercises See the course website for iportant inforation about collaboration and late policies, as well
More informationEE105 Fall 2014 Microelectronic Devices and Circuits
EE05 Fall 204 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 5 Sutardja Dai Hall (SDH) Terminal Gain and I/O Resistances of BJT Amplifiers Emitter (CE) Collector (CC) Base (CB)
More informationSUPERIOR-ORDER CURVATURE-CORRECTED PROGRAMMABLE VOLTAGE REFERENCES
SUPEIO-ODE CUATUE-COECTED POGAMMABLE OLTAGE EFEENCES Cosin Popa e-ail: cosin@golanapubro Faculty of Electronics and Telecounications, University Politehnica of Bucharest, B dul Iuliu Maniu 1-3, Bucuresti,
More informationHORIZONTAL MOTION WITH RESISTANCE
DOING PHYSICS WITH MATLAB MECHANICS HORIZONTAL MOTION WITH RESISTANCE Ian Cooper School of Physics, Uniersity of Sydney ian.cooper@sydney.edu.au DOWNLOAD DIRECTORY FOR MATLAB SCRIPTS ec_fr_b. This script
More informationStudio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.
Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.2 pp. 232-242 Two-stage op-amp Analysis Strategy Recognize
More informationGeneral Properties of Radiation Detectors Supplements
Phys. 649: Nuclear Techniques Physics Departent Yarouk University Chapter 4: General Properties of Radiation Detectors Suppleents Dr. Nidal M. Ershaidat Overview Phys. 649: Nuclear Techniques Physics Departent
More informationLecture 5 Review Current Source Active Load Modified Large / Small Signal Models Channel Length Modulation
Lecture 5 Review Current Source Active Load Modified Large / Small Signal Models Channel Length Modulation Text sec 1.2 pp. 28-32; sec 3.2 pp. 128-129 Current source Ideal goal Small signal model: Open
More informationECEN 326 Electronic Circuits
ECEN 326 Electronic Circuits Frequency Response Dr. Aydın İlker Karşılayan Texas A&M University Department of Electrical and Computer Engineering High-Frequency Model BJT & MOS B or G r x C f C or D r
More informationPI3CH400 4-Bit Bus Switch, Enable Low 1.8V/2.5V/3.3V, High-Bandwidth, Hot Plug
1.8V/2.5V/3.3V, Hih-Bandwidth, Hot Plu Features Near-Zero propaation delay 5-ohm switches connect inputs to outputs Hih sinal passin bandwidth (500 MHz) Beyond Rail-to-Rail switchin - 0 to 5V switchin
More informationElectromagnetic fields modeling of power line communication (PLC)
Electroagnetic fields odeling of power line counication (PLC) Wei Weiqi UROP 3 School of Electrical and Electronic Engineering Nanyang echnological University E-ail: 4794486@ntu.edu.sg Keyword: power line
More informationZero-Voltage Switching Post Regulation Scheme for Multi-output Forward Converter with Synchronous Switches
Zero-oltage witching Post Regulation chee for Multi-output Forward Converter with ynchronous witches Jae-Kuk Ki tudent Meber IEEE KAIT Daejeon 305-70 Republic of Korea jaekook@angel.kaist.ac.kr eong-wook
More informationTorsion Experiment. Encoder #3 ( 3 ) Third encoder/disk for Model 205a only. Figure 1: ECP Torsion Experiment
Torsion Experient Introduction For the Torsion lab, there are two required experients to perfor and one extra credit assignent at the end. In experient 1, the syste paraeters need to be identified so that
More informationBlock designs and statistics
Bloc designs and statistics Notes for Math 447 May 3, 2011 The ain paraeters of a bloc design are nuber of varieties v, bloc size, nuber of blocs b. A design is built on a set of v eleents. Each eleent
More informationThis is a repository copy of Analytical optimisation of electromagnetic design of a linear (tubular) switched reluctance motor.
This is a repository copy of Analytical optiisation of electroagnetic design of a linear (tubular) switched reluctance otor. White Rose Research Online URL for this paper: http://eprints.whiterose.ac.uk/907/
More informationData-Driven Imaging in Anisotropic Media
18 th World Conference on Non destructive Testing, 16- April 1, Durban, South Africa Data-Driven Iaging in Anisotropic Media Arno VOLKER 1 and Alan HUNTER 1 TNO Stieltjesweg 1, 6 AD, Delft, The Netherlands
More informationKinematics and dynamics, a computational approach
Kineatics and dynaics, a coputational approach We begin the discussion of nuerical approaches to echanics with the definition for the velocity r r ( t t) r ( t) v( t) li li or r( t t) r( t) v( t) t for
More informationNuclear Instruments and Methods in Physics Research B 262 (2007)
Nuclear Instruents and Methods in Physics Research B 262 (27) 33 322 NIM B Bea Interactions with Materials & Atos www.elsevier.co/locate/ni Peak shape ethods for general order theroluinescence glow-peaks:
More informationOn reduced-order filter design for uncertain cascaded 2-1 sigma-delta modulators
On reduced-order filter design for uncertain cascaded - siga-delta odulators Chun-Chen Lin Yung-Shan Chou Dept. of Electrical Engineering akang University aipei aiwan R.O.C. Venkataraanan Balakrishnan
More informationStudent Exploration: Simple Harmonic Motion
Nae: Date: Student Exploration: Siple Haronic Motion Vocabulary: controlled experient, haronic otion, oscillation, pendulu, period, sprin, sprin constant Prior Knowlede Questions (Do these BEFORE usin
More informationName: Partner(s): Date: Angular Momentum
Nae: Partner(s): Date: Angular Moentu 1. Purpose: In this lab, you will use the principle of conservation of angular oentu to easure the oent of inertia of various objects. Additionally, you develop a
More informationLecture 04: Single Transistor Ampliers
Lecture 04: Single Transistor Ampliers Analog IC Design Dr. Ryan Robucci Department of Computer Science and Electrical Engineering, UMBC Spring 2015 Dr. Ryan Robucci Lecture IV 1 / 37 Single-Transistor
More informationSupplementary Information for Design of Bending Multi-Layer Electroactive Polymer Actuators
Suppleentary Inforation for Design of Bending Multi-Layer Electroactive Polyer Actuators Bavani Balakrisnan, Alek Nacev, and Elisabeth Sela University of Maryland, College Park, Maryland 074 1 Analytical
More informationIn the session you will be divided into groups and perform four separate experiments:
Mechanics Lab (Civil Engineers) Nae (please print): Tutor (please print): Lab group: Date of lab: Experients In the session you will be divided into groups and perfor four separate experients: (1) air-track
More informationSection J8b: FET Low Frequency Response
ection J8b: FET ow Frequency epone In thi ection of our tudie, we re o to reiit the baic FET aplifier confiuration but with an additional twit The baic confiuration are the ae a we etiated ection J6 of
More informationSimulation and Analysis of Electromagnetic Transient Characteristics of Controllable Reactor of Transformer Type
Siulation and Analysis of Electroagnetic Transient Characteristics of Controllable eactor of Transforer Type TIAN MINGXING, ZHAO QIANU, YIN JIANNING, LIU YIBIN Autoation and Electrical Engineering Lanzhou
More information