# CHAPTER.6 :TRANSISTOR FREQUENCY RESPONSE

Save this PDF as:

Size: px
Start display at page:

## Transcription

1 CHAPTER.6 :TRANSISTOR FREQUENCY RESPONSE To understand Decibels, log scale, general frequency considerations of an amplifier. low frequency analysis - Bode plot low frequency response BJT amplifier Miller effect capacitance high frequency response BJT amplifier Introduction It is required to investigate the frequency effects introduced by the larger capacitive elements of the network at low frequencies and the smaller capacitive elements of the active device at high frequencies. Since the analysis will extend through a wide frequency range, the logarithmic scale will be used. Logarithms To say that log a M = x means exactly the same thing as saying ax = M. For example: What is log 2 8? Basic Rules Logarithmic Rule 1: "To what power should 2 be raised in order to get 8?" Since 8 is 2 3 the answer is "3." So log 2 8 = 3 Logarithmic Rule 2: Logarithmic Rule 3: 1

2 Natural Logarithm (or base e) There is another logarithm that is also useful (and in fact more common in natural processes). Many natural phenomenon are seen to exhibit changes that are either exponentially decaying (radioactive decay for instance) or exponentially increasing (population growth for example). These exponentially changing functions are written as ea, where a represents the rate of the exponential change. In such cases where exponential changes are involved, we usually use another kind of logarithm called natural logarithm. The natural log can be thought of as Logarithm Base-e. This logarithm is labeled with ln (for "natural log"), where, e = Semi Log graph Decibels The term decibel has its origin in the fact that the power and audio levels are related on a logarithmic basis. The term bel is derived from the surname of Alexander Graham Bell. Bel is defined by the following equation relating two power levels, P1 and P2: G = [log 10 P2 / P1] bel It was found that, the Bel was too large a unit of measurement for the practical purposes, so the decibel (db) is defined such that 10 decibels = 1 bel. Therefore, GdB = [10 log 10 P2 / P1 ] db 2

3 The decimal rating is a measure of the difference in magnitude between two power levels. For a specified output power P2, there must be a reference power level P1. The reference level is generally accepted to be 1mW. GdBm = [10 log 10 P2 / 1mW ] dbm GdB = [10 log 10 P2 / P1 ] db = [10 log 10 (V 22 / R i ) / (V 12 / R i )] db = 10 log 10 (V 2 / V 1 )2 GdB = [20 log 10 V 2 / V 1 ] db One of the advantages of the logarithmic relationship is the manner in which it can be applied to cascaded stages wherein the overall voltage gain of a cascaded system is the sum of individual gains in db. Problem1: A V = (A v 1)(A v 2)(A v 3). A V db = (A v 1dB)+(A v 2dB)+(A v 3dB). Find the magnitude gain corresponding to a voltage gain of 100dB. Problem 2: GdB = [20 log 10 V 2 / V 1 ] db = 100dB = 20 log 10 V 2 / V 1 ; V 2 / V 1 = 10 5 = 100,000 The input power to a device is 10,000W at a voltage of 1000V. The output power is 500W and the output impedance is 20. Find the power gain in decibels. Find the voltage gain in decibels. GdB = 10 log 10 (P o /P i ) = 10 log 10 (500/10k) = dB GV = 20 log 10 (V o /V i ) = 20 log 10 ( PR/1000) = 20 log 10 [ (500)(20)/1000] = - 20dB ( Note: P = V 2 /R; V = PR) 3

4 Problem 3 : An amplifier rated at 40 W output is connected to a 10 speaker. a. Calculate the input power required for full power output if the power gain is 25dB. b. Calculate the input voltage for rated output if the amplifier voltage gain is 40dB. a. 25 = 10 log 10 40/P i P i = 40 / antilog(2.5) = 126.5mW b. GV = 20log 10 V o /V i ; Also, Thus, 40 = 20log 10 V o /V i V o /V i = antilog 2 = 100 V o = PR = (40)(10) = 20V V i = V o / 100 = 20/100 = 200mV General Frequency considerations At low frequencies the coupling and bypass capacitors can no longer be replaced by the short circuit approximation because of the increase in reactance of these elements. The frequency dependent parameters of the small signal equivalent circuits and the stray capacitive elements associated with the active device and the network will limit the high frequency response of the system. An increase in the number of stages of a cascaded system will also limit both the high and low frequency response. The horizontal scale of frequency response curve is a logarithmic scale to permit a plot extending from the low to the high frequency For the RC coupled amplifier, the drop at low frequencies is due to the increasing reactance of C C and C E, whereas its upper frequency limit is determined by either the parasitic capacitive elements of the network or the frequency dependence of the gain of the active device. In the frequency response, there is a band of frequencies in which the magnitude of the gain is either equal or relatively close to the midband value. To fix the frequency boundaries of relatively high gain, 0.707A Vmid is chosen to be the gain at the cutoff levels. 4

5 The corresponding frequencies f 1 and f 2 are generally called corner, cutoff, band, break, or half power frequencies. The multiplier is chosen because at this level the output power is half the midband power output, that is, at mid frequencies, P O mid = Vo 2 / Ro = A Vmid V i 2 / R O And at the half power frequencies, P OHPF = A Vmid V i 2 / R o = 0.5 A Vmid V i 2 / R o And, P OHPF = 0.5 P Omid The bandwidth of each system is determined by f 2 f 1 A decibel plot can be obtained by applying the equation, (A V / A Vmid )db = 20 log 10 (A V / A Vmid ) Most amplifiers introduce a 180 phase shift between input and output signals. At low frequencies, there is a phase shift such that V o lags V i by an increased angle. At high frequencies, the phase shift drops below 180. Low frequency analysis Bode plot In the low frequency region of the single stage BJT amplifier, it is the RC combinations formed by the network capacitors C C and C E, the network resistive parameters that determine the cutoff frequencies. Frequency analysis of an RC network 5

6 Analysis of the above circuit indicates that, X C = 1/2 fc 0 Thus, V o = V i at high frequencies. At f = 0 Hz, X C =, V o = 0V. Between the two extremes, the ratio, A V = Vo / Vi will vary. As frequency increases, the capacitive reactance decreases and more of the input voltage appears across the output terminals. The output and input voltages are related by the voltage divider rule: V o = RV i / ( R jx C ) the magnitude of V o = RV i / R 2 + X C2 For the special case where X C = R, V o =RV i / R 2 = (1/ 2) V i A V = V o / V i = (1/ 2) = The frequency at which this occurs is determined from, X C = 1/2 f 1 C = R where, f 1 = 1/ 2 RC Gain equation is written as, A V = V o / V i = R / (R jx C ) = 1/ ( 1 j(1/ CR) = 1 / [ 1 j(f 1 / f)] In the magnitude and phase form, A V = V o / V i = [1 / 1 + (f 1 /f) 2 ] tan - 1 (f 1 / f) In the logarithmic form, the gain in db is 6

7 A V = V o / V i = [1 / 1 + (f 1 /f) 2 ] = 20 log 10 [1 / 1 + (f 1 /f) 2 ] = - 20 log 10 [ 1 + (f 1 /f) 2 ] = - 10 log 10 [1 + (f 1 /f) 2 ] For frequencies where f << f 1 or (f 1 / f) 2 the equation can be approximated by At f = f 1 ; At f = ½ f 1 ; At f = ¼ f 1 ; At f = 1/10 f 1 ; A V (db) = - 10 log 10 [ (f 1 / f) 2 ] f 1 / f = 1 and = - 20 log 10 [ (f 1 / f)] at f << f 1 20 log 10 1 = 0 db f 1 / f = 2 20 log 10 2 = - 6 db f 1 / f = 4 20 log 10 2 = - 12 db f 1 / f = log = - 20dB The above points can be plotted which forms the Bode plot. Note that, these results in a straight line when plotted in a logarithmic scale. Although the above calculation shows at f = f 1, gain is 3dB, we know that f 1 is that frequency at which the gain falls by 3dB. Taking this point, the plot differs from the straight line and gradually approaches to 0dB by f = 10f 1. Observations from the above calculations: When there is an octave change in frequency from f 1 / 2 to f 1, there exists corresponding change in gain by 6dB. When there is an decade change in frequency from f 1 / 10 to f 1, there exists corresponding change in gain by 20 db. 7

8 Low frequency response BJT amplifier A voltage divider BJT bias configuration with load is considered for this analysis. For such a network of voltage divider bias, the capacitors C S, C C and C E will determine the low frequency response. Let us consider the effect of each capacitor independently. C S : f Ls 1 2 (Rs Ri)C s Ri R1 R2 βre At mid or high frequencies, the reactance of the capacitor will be sufficiently small to permit a short circuit approximations for the element. The voltage V i will then be related to V s by V i mid = V s R i / (R i +R s ) At f = F LS, V i = 70.7% of its mid band value. 8

9 The voltage V i applied to the input of the active device can be calculated using the voltage divider rule: Effect of C C : V i = R i V s / ( R i + R s jx Cs ) Since the coupling capacitor is normally connected between the output of the active device and applied load, the RC configuration that determines the low cutoff frequency due to C C appears as in the figure given below. f LC 1 2π(Ro R L )Cc R o = R c r o Effect of C E : 1 R s β fle Re RE ( re) 2πReCE R s Rs R1 R2 9

10 The effect of C E on the gain is best described in a quantitative manner by recalling that the gain for the amplifier without bypassing the emitter resistor is given by: A V = - R C / ( r e + R E ) Maximum gain is obviously available where R E is 0. At low frequencies, with the bypass capacitor C E in its open circuit equivalent state, all of R E appears in the gain equation above, resulting in minimum gain. As the frequency increases, the reactance of the capacitor C E will decrease, reducing the parallel impedance of R E and C E until the resistor R E is effectively shorted out by C E. The result is a maximum or midband gain determined by A V = - R C / r e. The input and output coupling capacitors, emitter bypass capacitor will affect only the low frequency response. At the mid band frequency level, the short circuit equivalents for these capacitors can be inserted. Although each will affect the gain in a similar frequency range, the highest low frequency cutoff determined by each of the three capacitors will have the greatest impact. Problem: Determine the lower cutoff freq. for the network shown using the following parameters: C s = 10μF, C E = 20μF, C c = 1μF R s = 1kΩ, R 1 = 40kΩ, R 2 = 10kΩ, R E = 2kΩ, R C = 4kΩ, R L = 2.2kΩ, β = 100, r o = Ω, Vcc = 20V Solution: 10

11 a. To determine r e for the dc conditions, let us check whether R E > 10R 2 Here, R E = 200k, 10R 2 = 100k. The condition is satisfied. Thus approximate analysis can be carried out to find I E and thus r e. Mid band gain: Input impedance V B = R 2 V CC / ( R 1 +R 2 ) = 4V V E = V B 0.7 = 3.3V I E = 3.3V / 2k = 1.65mA r e = 26mV / 1.65mA = A V = V o / V i = -R C R L / r e = - 90 Zi = R1 R2 re = 1.32K Cut off frequency due to input coupling capacitor ( f Ls ) Effect of C E : f Ls = 1/ [2 (R s +R i )C C1 = 6.86Hz. f Lc = 1 / [2 (R C + R L ) C C = 1 / [ 6.28 (4k + 2.2k )1uF] = Hz R S = R S R 1 R 2 = R e = R E (R S / + r e ) = f Le = 1/2 R e C E = 327 Hz f Le = 327 Hz f LC = 25.68Hz f Ls = 6.86Hz In this case, f Le is the lower cutoff frequency. In the high frequency region, the capacitive elements of importance are the interelectrode ( between terminals) capacitances internal to the active device and the wiring capacitance between leads of the network. The large capacitors of the network that controlled the low frequency response are all replaced by their short circuit equivalent due to their very low reactance level. For inverting amplifiers, the input and output capacitance is increased by a capacitance level sensitive to the inter-electrode capacitance between the input and output terminals of the device and the gain of the amplifier. 11

12 Miller Effect Capacitance Any P-N junction can develop capacitance. This was mentioned in the chapter on diodes. In a BJT amplifier this capacitance becomes noticeable between: the Base- Collector junction at high frequencies in CE BJT amplifier configurations. It is called the Miller Capacitance. It effects the input and output circuits. I i = I 1 + I 2 Eqn (1) Using Ohm s law yields I 1 = V i / Z i, I 1 = V i / R 1 and I 2 = (V i V o ) / X cf = ( V i A v V i ) / X cf I 2 = V i (1 A v ) / X cf Substituting for I i, I 1 and I 2 in eqn(1), V i / Z i = V i / R i + [(1 A v )V i ] /X cf 1/ Z i = 1/R i + [(1 A v )] /X cf 1/ Z i = 1/R i + 1/ [X cf / (1 A v )] 1/ Z i = 1/R i + 1/ X CM Where, X CM = [X cf / (1 A v )] = 1/[ (1 A v ) C f ] C Mi = (1 A v ) C f C Mi is the Miller effect capacitance. 12

13 For any inverting amplifier, the input capacitance will be increased by a Miller effect capacitance sensitive to the gain of the amplifier and the inter-electrode ( parasitic) capacitance between the input and output terminals of the active device. Miller Output Capacitance (C Mo ) C Applying KCL at the output node results in: Mo Cf I o = I 1 +I 2 and I 1 = V o /R o I 2 = (V o V i ) / X Cf The resistance R o is usually sufficiently large to permit ignoring the first term of the equation, thus Substituting V i = V o / A V, I o (V o V i ) / X Cf I o = (V o V o /A v ) / X Cf = V o ( 1 1/A V ) / X Cf I o / V o = (1 1/A V ) / X Cf V o / I o = X Cf / (1 1/A V ) = 1 / Cf (1 1/A V ) = 1/ C Mo C Mo = ( 1 1/A V )C f 13

14 C Mo C f [ A V >>1] If the gain (A v ) is considerably greater than 1: High frequency response BJT Amplifier At the high frequency end, there are two factors that define the 3dB cutoff point: The network capacitance ( parasitic and introduced) and the frequency dependence of h fe ( ) Network parameters CMo Cf In the high frequency region, the RC network of the amplifier has the configuration shown below. Vi Vo At increasing frequencies, the reactance X C will decrease in magnitude, resulting in a short effect across the output and a decreased gain. o V o = V i (-jx C ) / R -jx C V o / V i = 1/[ 1+j(R/X C )] ; X C = 1/2 fc A V = 1/[ 1+j(2 frc)]; A V = 1/[ 1+jf/f 2 ] This results in a magnitude plot that drops off at 6dB / octave with increasing frequency. 14

15 Network with the capacitors that affect the high frequency response Capacitances that will affect the high-frequency response: C be, C bc, C ce internal capacitances C wi, C wo wiring capacitances C S, C C coupling capacitors C E bypass capacitor The capacitors C S, C C, and C E are absent in the high frequency equivalent of the BJT amplifier.the capacitance C i includes the input wiring capacitance, the transition capacitance C be, and the Miller capacitance C Mi.The capacitance C o includes the output wiring capacitance C wo, the parasitic capacitance C ce, and the output Miller capacitance C Mo.In general, the capacitance C be is the largest of the parasitic capacitances, with C ce the smallest. As per the equivalent circuit, f H = 1 / 2 R thi C i R thi = R s R 1 R 2 R i C i = C wi +C be +C Mi = C Wi + C be +(1- A V ) C be 15

16 At very high frequencies, the effect of C i is to reduce the total impedance of the parallel combination of R 1, R 2, R i, and C i.the result is a reduced level of voltage across C i, a reduction in I b and the gain of the system. For the output network, f Ho = 1/(2 R Tho C o ) R Tho = R C R L r o C o = C wo +C ce +C Mo At very high frequencies, the capacitive reactance of C o will decrease and consequently reduce the total impedance of the output parallel branches. The net result is that V o will also decline toward zero as the reactance X c becomes smaller.the frequencies f Hi and f Ho will each define a -6dB/octave asymtote. If the parasitic capacitors were the only elements to determine the high cutoff frequency, the lowest frequency would be the determining factor.however, the decrease in h fe (or ) with frequency must also be considered as to whether its break frequency is lower than f Hi or f Ho. hfe (or ) variation The variation of h fe ( or ) with frequency will approach the following relationship h fe = h fe mid / [1+(f/f )] f is that frequency at which h fe of the transistor falls by 3dB with respect to its mid band value. The quantity f is determined by a set of parameters employed in the hybrid model. In the hybrid model, r b includes the base contact resistance base bulk resistance base spreading resistance 16

17 Hybrid model The resistance r u (r bc ) is a result of the fact that the base current is somewhat sensitive to the collector to base voltage. Since the base to emitter voltage is linearly related to the base current through Ohm s law and the output voltage is equal to the difference between the base the base to emitter voltage and collector to base voltage, we can say that the base current is sensitive to the changes in output voltage. Thus, f = 1/[2 r (C +C u )] Therefore, r = r e = h fe mid r e f = 1/[2 h femid r e (C +C u )] OR f = 1/[2 mid r e (C +C u )] The above equation shows that, f is a function of the bias configuration. As the frequency of operation increases, h fe will drop off from its mid band value with a 6dB / octave slope. Common base configuration displays improved high frequency characteristics over the common emitter configuration. Miller effect capacitance is absent in the Common base configuration due to non inverting characteristics. A quantity called the gain bandwidth product is defined for the transistor by the condition, h femid / [1+j(f/f ) = 1 So that, h fe db = 20 log 10 h femid / [1+j(f/f ) = 20 log 10 1 = 0 db The frequency at which h fe db = 0 db is indicated by f T. 17

18 h femid / [1+j(f/f ) = 1 h femid / 1+ (f T /f ) 2 h femid / (f T /f ) =1 ( by considering f T >>f ) Thus, f T = h femid f OR f T = mid f But, f = 1/[2 mid r e (C +C u )] f T = ( mid ) 1/[2 mid r e (C +C u )] f T = 1/[2 r e (C +C u )] Problem: For the amplifier with voltage divider bias, the following parameters are given: R S = 1k, R 1 = 40k, R 2 = 10k, R c = 4k, R L = 10k C s = 10 F, C c = 1 F, C E = 20 F = 100, r o =, V CC = 10 C = 36pF, C u = 4pF, C ce =1pF, C wi =6pF, C wo =8pF a. Determine f Hi and f Ho b. Find f and f T Solution: To find r e, DC analysis has to be performed to find I E. V B = R 2 V CC / R 1 +R 2 = 2V V E = = 1.3V I E = 1.3/1.2K = 1.083mA r e = 26mV / 1.083mA r e = 24.01, r e = 2.4k R i = R S R 1 R 2 r e R i = 1.85k A V = V o /V i = - (R c R L ) / r e A V = R Thi = R s R 1 R 2 R i 18

19 R Thi = 0.6k To determine f Hi and f Ho : f Hi = 1/[2 R Thi C i ] ; C i = C wi +C be +(1 A V )C bc = 6pF + 36pF + (1 (-119)) 4pF C i = 522pF f Hi = 1/2 R Thi C i f Hi = kHz R Tho = R c R L R Tho = 2.86k C o = C wo +C ce +C Mo = 8pF+1pF+(1 (1/-119))4pF C o = 13.03pF f Ho = 1/2 R Tho C o f Ho = 8.542MHz f = 1/[2 mid r e (C +C u )] f = 1.66MHz f T = f f T = MHz Summary Frequency response of BJT Amplifiers Logarithm of a number gives the power to which the base must be brought to obtain the same number Since the decibel rating of any equipment is a comparison between levels, a reference level must be selected for each area of application. For Audio system, reference level is 1mW The db gain of a cascaded systems is the sum of db gains of each stage. It is the capacitive elements of a network that determine the bandwidth of a system. The larger capacitive elements of the design determine the lower cutoff frequencies. Smaller parasitic capacitors determine the high cutoff frequencies. The frequencies at which the gain drops to 70.7% of the mid band value are called cutoff, corner, band, break or half power frequencies. The narrower the bandwidth, the smaller is the range of frequencies that will permit a transfer of power to the load that is atleast 50% of the midband level. 19

20 A change in frequency by a factor of 2, is equivalent to one octave which results in a 6dB change in gain. For a 10:1 change in frequency is equivalent to one decade results in a 20dB change in gain. For any inverting amplifier, the input capacitance will be increased by a Miller effect capacitance determined by the gain of the amplifier and the inter electrode ( parasitic) capacitance between the input and output terminals of the active device. C Mi = (1 A V )C f Also, C Mo C f (if A V >>1) A 3dB drop in will occur at a frequency defined by f, that is sensitive to the DC operating conditions of the transistor. This variation in defines the upper cutoff frequency of the design. Problems: 1. The total decibel gain of a 3 stage system is 120dB. Determine the db gain of each stage, if the second stage has twice the decibel gain of the first and the third has 2.7 times decibel gain of the first. Also, determine the voltage gain of the each stage. Given: G dbt = 120dB We have Given, Therefore, G dbt = G db1 +G db2 +G db3 G db2 = 2G db1 G db3 = 2.7G db1 120dB = 5.7G db1 G db1 = 21.05, G db2 = G db3 =56.84 We have G db = 10 log[v o / V i ] V o / V i = antilog ( G db /10) G1 = G2 = 16.21k G3 = k 2. If the applied ac power to a system is 5 W at 100mV and the output power is 48W, determine a. The power gain in decibels 20

21 b. The output voltage c. The voltage gain in decibels, if the output impedance is 40k. d. The input impedance Given: P i = 5 W.V i = 100mV, P o = 48w R o = 40k a. G db =10 log [48/ 5 ] = b. P o = V 2 o /R o, V o = P o R o = V c. Voltage gain in db = 20 log [ /100m] = d. R i = V 2 i / P i = 2k General steps to solve a given problem: Normally, the amplifier circuit with all the values of biasing resistors, value of and values inter electrode capacitances ( C be, C bc and C ce ) will be given. It is required to calculate: f LS, f LC and f LE Also, f Hi, f Ho, f and f T Step1: Perform DC analysis and find the value of I E, and r e Find the value of R i ( Z i ) using the value of r e Find the value of A Vmid Step 2: Find f LS using the formula 1/2 (R i +R S )C S Step 3: Find f LC using the formula 1/2 (R C +R L )C C Step 4: Determine the value of f LE using the formula 1/2 R e C E where, R e = R E [(R S )/ + r e ] R S = R S R 1 R 2 Step 5: Determine f Hi using the formula 1/2 R Thi C i where R Thi = R 1 R 2 R S r e C i = C wi + C be + (1-A V )C bc Step 6: Determine f Ho using the formula 1/2 R Tho C o where R Tho = R C R L r o C o = C wo + C ce + C bc Step 7: Determine f using the formula 1/[2 mid r e (C +C u )] 21

22 Step 8: Determine f T using the formula f T = mid f Problem: Determine the following for the given network: 1. f Ls 2. f Lc 3. f LE 4. f Hi 5. f Ho 6. f and f T Given: V CC = 20V, R B = 470k, R C = 3k, R E = 0.91k, R S = 0.6k, R L = 4.7k C S = C C = 1 F, C E = 6.8 F C wi = 7pF, C wo =11pF, C be = 6pF, C be = 20pF and C ce = 10pF Solution: I B = (V CC V BE ) / [R B + ( +1)R E ] I B = 3.434mA I E = I B I E = 3.434mA r e = 26mV / I E r e =

23 A V = - (R C R L ) / r e A V = Z i = R B r e Z i = f LS = 1/2 (R i +R S )C S f LS = Hz where, f LC = 1/2 (R C +R L )C C f LC = Hz f LE = 1/2 R e C E ; R e = [(R S / )+ r e ] R E R S = R B R S f LE = 1.752kHz C i = C wi + C be + (1 A V ) C bc C i = 1.48nF R Thi = R S R B r e R Thi = f Hi = 1 / 2 (1.48nF)(334.37) f Hi = KHz C o = C Wo + C ce + (1 1/A V ) C bc C o = 27.02pF R Tho = R C R L R Tho = 1.83K f Ho = 1 / 2 (27.02p)(1.83k) f Ho = 3.21MHz f = 1 / 2 (100) (7.56)( 20p + 6p) f = 8.09MHz f T = f f T = 803MHz 23

24 Equations - Logarithms 1. a = bx, x = log b a 2. G db = 10 log P 2 / P 1 3. G db = 20 log V 2 / V 1 Equations Low frequency response 1. A V = 1 / [1 j(f 1 /f)], where, f 1 = 1/2 RC Equations BJT low frequency response 1. f Ls = 1 / [2 (R S +R i )C S ], where, R i = R 1 R 2 r e 2. f LC = 1 /[2 (R o +R L )C C ], where, R o = R C r o 3. f LE = 1 / 2 R e C E, where, R e = R E ( R S / +r e ) and R S = R S R 1 R 2 Miller effect Capacitance C Mi = (1 A V )C f, C MO = ( 1 1/A V )C f BJT High frequency response: 1. A V = 1/ [1 + j(f/f 2 )] 2. f Hi = 1 / 2 R Thi C i, where, R Thi = R S R 1 R 2 R i, C i = C Wi +C be + C Mi 3. f HO = 1/ 2 R Tho C o, where, R Tho = R C R L r o C o = C Wo +C ce + C Mo 4. f = 1/[2 mid r e (C +C u )] 5. f T = f 24

### CHAPTER.4: Transistor at low frequencies

CHAPTER.4: Transistor at low frequencies Introduction Amplification in the AC domain BJT transistor modeling The re Transistor Model The Hybrid equivalent Model Introduction There are three models commonly

### ESE319 Introduction to Microelectronics Bode Plot Review High Frequency BJT Model

Bode Plot Review High Frequency BJT Model 1 Logarithmic Frequency Response Plots (Bode Plots) Generic form of frequency response rational polynomial, where we substitute jω for s: H s=k sm a m 1 s m 1

### EE105 Fall 2014 Microelectronic Devices and Circuits

EE05 Fall 204 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 5 Sutardja Dai Hall (SDH) Terminal Gain and I/O Resistances of BJT Amplifiers Emitter (CE) Collector (CC) Base (CB)

### Chapter 5. BJT AC Analysis

Chapter 5. Outline: The r e transistor model CB, CE & CC AC analysis through r e model common-emitter fixed-bias voltage-divider bias emitter-bias & emitter-follower common-base configuration Transistor

### Mod. Sim. Dyn. Sys. Amplifiers page 1

AMPLIFIERS A circuit containing only capacitors, amplifiers (transistors) and resistors may resonate. A circuit containing only capacitors and resistors may not. Why does amplification permit resonance

### Chapter 13 Small-Signal Modeling and Linear Amplification

Chapter 13 Small-Signal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 13-1 Chapter Goals Understanding of concepts related to: Transistors

### EE 321 Analog Electronics, Fall 2013 Homework #8 solution

EE 321 Analog Electronics, Fall 2013 Homework #8 solution 5.110. The following table summarizes some of the basic attributes of a number of BJTs of different types, operating as amplifiers under various

### Chapter 2 - DC Biasing - BJTs

Objectives Chapter 2 - DC Biasing - BJTs To Understand: Concept of Operating point and stability Analyzing Various biasing circuits and their comparison with respect to stability BJT A Review Invented

### Section 1: Common Emitter CE Amplifier Design

ECE 3274 BJT amplifier design CE, CE with Ref, and CC. Richard Cooper Section 1: CE amp Re completely bypassed (open Loop) Section 2: CE amp Re partially bypassed (gain controlled). Section 3: CC amp (open

### Chapter 2. - DC Biasing - BJTs

Chapter 2. - DC Biasing - BJTs Objectives To Understand : Concept of Operating point and stability Analyzing Various biasing circuits and their comparison with respect to stability BJT A Review Invented

### ESE319 Introduction to Microelectronics. Output Stages

Output Stages Power amplifier classification Class A amplifier circuits Class A Power conversion efficiency Class B amplifier circuits Class B Power conversion efficiency Class AB amplifier circuits Class

### Biasing the CE Amplifier

Biasing the CE Amplifier Graphical approach: plot I C as a function of the DC base-emitter voltage (note: normally plot vs. base current, so we must return to Ebers-Moll): I C I S e V BE V th I S e V th

### ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

ECE-343 Test : Feb 0, 00 6:00-8:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z

### ACADAMIC CHAPTER OF SWECHA September- 2010

Swecha Documents SF-SAC/ ECE / II-II/LM/2010 /ver. 1.0 LABMANAUALS DEPARTMENT : ECE ELECTRONIC CIRCUITS ANALYSIS LABORATORY MANUAL ACADAMIC CHAPTER OF SWECHA September- 2010 INDEX S.NO NAME OF THE EXPERIMENT

### RLC Series Circuit. We can define effective resistances for capacitors and inductors: 1 = Capacitive reactance:

RLC Series Circuit In this exercise you will investigate the effects of changing inductance, capacitance, resistance, and frequency on an RLC series AC circuit. We can define effective resistances for

### Steady State Frequency Response Using Bode Plots

School of Engineering Department of Electrical and Computer Engineering 332:224 Principles of Electrical Engineering II Laboratory Experiment 3 Steady State Frequency Response Using Bode Plots 1 Introduction

### The Common-Emitter Amplifier

c Copyright 2009. W. Marshall Leach, Jr., Professor, Georgia Institute of Technology, School of Electrical and Computer Engineering. The Common-Emitter Amplifier Basic Circuit Fig. shows the circuit diagram

### D is the voltage difference = (V + - V - ).

1 Operational amplifier is one of the most common electronic building blocks used by engineers. It has two input terminals: V + and V -, and one output terminal Y. It provides a gain A, which is usually

### The RC Time Constant

The RC Time Constant Objectives When a direct-current source of emf is suddenly placed in series with a capacitor and a resistor, there is current in the circuit for whatever time it takes to fully charge

### AC Circuits Homework Set

Problem 1. In an oscillating LC circuit in which C=4.0 μf, the maximum potential difference across the capacitor during the oscillations is 1.50 V and the maximum current through the inductor is 50.0 ma.

### figure shows a pnp transistor biased to operate in the active mode

Lecture 10b EE-215 Electronic Devices and Circuits Asst Prof Muhammad Anis Chaudhary BJT: Device Structure and Physical Operation The pnp Transistor figure shows a pnp transistor biased to operate in the

### Dynamic circuits: Frequency domain analysis

Electronic Circuits 1 Dynamic circuits: Contents Free oscillation and natural frequency Transfer functions Frequency response Bode plots 1 System behaviour: overview 2 System behaviour : review solution

### Exact Analysis of a Common-Source MOSFET Amplifier

Exact Analysis of a Common-Source MOSFET Amplifier Consider the common-source MOSFET amplifier driven from signal source v s with Thévenin equivalent resistance R S and a load consisting of a parallel

### DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OP-AMP It consists of two stages: First

### Lecture 140 Simple Op Amps (2/11/02) Page 140-1

Lecture 40 Simple Op Amps (2//02) Page 40 LECTURE 40 SIMPLE OP AMPS (READING: TextGHLM 425434, 453454, AH 249253) INTRODUCTION The objective of this presentation is:.) Illustrate the analysis of BJT and

### SOME USEFUL NETWORK THEOREMS

APPENDIX D SOME USEFUL NETWORK THEOREMS Introduction In this appendix we review three network theorems that are useful in simplifying the analysis of electronic circuits: Thévenin s theorem Norton s theorem

### Microelectronic Circuit Design 4th Edition Errata - Updated 4/4/14

Chapter Text # Inside back cover: Triode region equation should not be squared! i D = K n v GS "V TN " v & DS % ( v DS \$ 2 ' Page 49, first exercise, second answer: -1.35 x 10 6 cm/s Page 58, last exercise,

### Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually

### AC Circuits. The Capacitor

The Capacitor Two conductors in close proximity (and electrically isolated from one another) form a capacitor. An electric field is produced by charge differences between the conductors. The capacitance

Chapter 4 Sinusoidal Steady-State Analysis In this unit, we consider circuits in which the sources are sinusoidal in nature. The review section of this unit covers most of section 9.1 9.9 of the text.

### Design Engineering MEng EXAMINATIONS 2016

IMPERIAL COLLEGE LONDON Design Engineering MEng EXAMINATIONS 2016 For Internal Students of the Imperial College of Science, Technology and Medicine This paper is also taken for the relevant examination

### Experiment Guide for RC Circuits

Guide-P1 Experiment Guide for RC Circuits I. Introduction 1. Capacitors A capacitor is a passive electronic component that stores energy in the form of an electrostatic field. The unit of capacitance is

### The Miller Approximation

The Miller Approximation The exact analysis is not particularly helpful for gaining insight into the frequency response... consider the effect of C µ on the input only I t C µ V t g m V t R'out = r o r

### The current source. The Active Current Source

V ref + - The current source Minimum noise euals: Thevenin Norton = V ref DC current through resistor gives an increase of /f noise (granular structure) Accuracy of source also determined by the accuracy

### Unit 21 Capacitance in AC Circuits

Unit 21 Capacitance in AC Circuits Objectives: Explain why current appears to flow through a capacitor in an AC circuit. Discuss capacitive reactance. Discuss the relationship of voltage and current in

### R-L-C Circuits and Resonant Circuits

P517/617 Lec4, P1 R-L-C Circuits and Resonant Circuits Consider the following RLC series circuit What's R? Simplest way to solve for is to use voltage divider equation in complex notation. X L X C in 0

### ESE319 Introduction to Microelectronics. Feedback Basics

Feedback Basics Stability Feedback concept Feedback in emitter follower One-pole feedback and root locus Frequency dependent feedback and root locus Gain and phase margins Conditions for closed loop stability

### Chapter 2. Engr228 Circuit Analysis. Dr Curtis Nelson

Chapter 2 Engr228 Circuit Analysis Dr Curtis Nelson Chapter 2 Objectives Understand symbols and behavior of the following circuit elements: Independent voltage and current sources; Dependent voltage and

### CHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN. Hà Nội, 9/24/2012

1 CHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN Hà Nội, 9/24/2012 Chapter 3: MOSFET 2 Introduction Classifications JFET D-FET (Depletion MOS) MOSFET (Enhancement E-FET) DC biasing Small signal

### ECE137B Final Exam. There are 5 problems on this exam and you have 3 hours There are pages 1-19 in the exam: please make sure all are there.

ECE37B Final Exam There are 5 problems on this exam and you have 3 hours There are pages -9 in the exam: please make sure all are there. Do not open this exam until told to do so Show all work: Credit

### DC Biasing. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15-Mar / 59

Contents Three States of Operation BJT DC Analysis Fixed-Bias Circuit Emitter-Stabilized Bias Circuit Voltage Divider Bias Circuit DC Bias with Voltage Feedback Various Dierent Bias Circuits pnp Transistors

### Chapter 7 Direct-Current Circuits

Chapter 7 Direct-Current Circuits 7. Introduction... 7. Electromotive Force... 7.3 Resistors in Series and in Parallel... 4 7.4 Kirchhoff s Circuit Rules... 6 7.5 Voltage-Current Measurements... 8 7.6

### E2.2 Analogue Electronics

E2.2 Analogue Electronics Instructor : Christos Papavassiliou Office, email : EE 915, c.papavas@imperial.ac.uk Lectures : Monday 2pm, room 408 (weeks 2-11) Thursday 3pm, room 509 (weeks 4-11) Problem,

### To investigate further the series LCR circuit, especially around the point of minimum impedance. 1 Electricity & Electronics Constructor EEC470

Series esonance OBJECTIE To investigate further the series LC circuit, especially around the point of minimum impedance. EQUIPMENT EQUIED Qty Apparatus Electricity & Electronics Constructor EEC470 Basic

### Time Varying Circuit Analysis

MAS.836 Sensor Systems for Interactive Environments th Distributed: Tuesday February 16, 2010 Due: Tuesday February 23, 2010 Problem Set # 2 Time Varying Circuit Analysis The purpose of this problem set

### Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I- curve (Square-Law Model)

### Chapter 10 Feedback. PART C: Stability and Compensation

1 Chapter 10 Feedback PART C: Stability and Compensation Example: Non-inverting Amplifier We are analyzing the two circuits (nmos diff pair or pmos diff pair) to realize this symbol: either of the circuits

### Ver 3537 E1.1 Analysis of Circuits (2014) E1.1 Circuit Analysis. Problem Sheet 1 (Lectures 1 & 2)

Ver 3537 E. Analysis of Circuits () Key: [A]= easy... [E]=hard E. Circuit Analysis Problem Sheet (Lectures & ). [A] One of the following circuits is a series circuit and the other is a parallel circuit.

### LCR Series Circuits. AC Theory. Introduction to LCR Series Circuits. Module. What you'll learn in Module 9. Module 9 Introduction

Module 9 AC Theory LCR Series Circuits Introduction to LCR Series Circuits What you'll learn in Module 9. Module 9 Introduction Introduction to LCR Series Circuits. Section 9.1 LCR Series Circuits. Amazing

### EXPERIMENT 07 TO STUDY DC RC CIRCUIT AND TRANSIENT PHENOMENA

EXPERIMENT 07 TO STUDY DC RC CIRCUIT AND TRANSIENT PHENOMENA DISCUSSION The capacitor is a element which stores electric energy by charging the charge on it. Bear in mind that the charge on a capacitor

### Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs

EECS 142 Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California,

### Advanced Current Mirrors and Opamps

Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------

### Electricity and Light Pre Lab Questions

Electricity and Light Pre Lab Questions The pre lab questions can be answered by reading the theory and procedure for the related lab. You are strongly encouraged to answers these questions on your own.

### As an example of the parameter sweeping capabilities of LTSPICE, consider the following elementary high-pass filter circuit:

LTSpice Parameter Sweep Tutorial ECE 202 Signals and Systems I Andrew Herdrich Department of Electrical and Computer Engineering Portland State University January 7, 2007 Version 2 AC sweep analyses in

### Multistage Amplifier Frequency Response

Multistage Amplifier Frequency Response * Summary of frequency response of single-stages: CE/CS: suffers from Miller effect CC/CD: wideband -- see Section 0.5 CB/CG: wideband -- see Section 0.6 (wideband

### DISCRETE SEMICONDUCTORS DATA SHEET. BLW96 HF/VHF power transistor

DISCRETE SEMICONDUCTORS DATA SHEET August 1986 DESCRIPTION N-P-N silicon planar epitaxial transistor intended for use in class-a, AB and B operated high power industrial and military transmitting equipment

### Chapter 10 Instructor Notes

G. izzoni, Principles and Applications of lectrical ngineering Problem solutions, hapter 10 hapter 10 nstructor Notes hapter 10 introduces bipolar junction transistors. The material on transistors has

### Symbolic SPICE TM Circuit Analyzer and Approximator

Symbolic SPICE Symbolic SPICE TM Circuit Analyzer and Approximator Application Note AN-006: Magnetic Microphone Amplifier by Gregory M. Wierzba Rev 072010 A) Introduction The schematic shown below in Fig.

### At point G V = = = = = = RB B B. IN RB f

Common Emitter At point G CE RC 0. 4 12 0. 4 116. I C RC 116. R 1k C 116. ma I IC 116. ma β 100 F 116µ A I R ( 116µ A)( 20kΩ) 2. 3 R + 2. 3 + 0. 7 30. IN R f Gain in Constant Current Region I I I C F

### Lecture 150 Simple BJT Op Amps (1/28/04) Page 150-1

Lecture 50 Simple BJT Op Amps (/28/04) Page 50 LECTURE 50 SIMPLE BJT OP AMPS (READING: TextGHLM 425434, 453454, AH 249253) INTRODUCTION The objective of this presentation is:.) Illustrate the analysis

### rms high f ( Irms rms low f low f high f f L

Physics 4 Homework lutions - Walker hapter 4 onceptual Exercises. The inductive reactance is given by ω π f At very high frequencies (i.e. as f frequencies well above onance) ( gets very large. ). This

### EE115C Digital Electronic Circuits Homework #5

EE115C Digital Electronic Circuits Homework #5 Due Thursday, May 13, 6pm @ 56-147E EIV Problem 1 Elmore Delay Analysis Calculate the Elmore delay from node A to node B using the values for the resistors

### Electrochemical methods : Fundamentals and Applications

Electrochemical methods : Fundamentals and Applications Lecture Note 7 May 19, 2014 Kwang Kim Yonsei University kbkim@yonsei.ac.kr 39 8 7 34 53 Y O N Se I 88.91 16.00 14.01 78.96 126.9 Electrochemical

### Learnabout Electronics - AC Theory

Learnabout Electronics - AC Theory Facts & Formulae for AC Theory www.learnabout-electronics.org Contents AC Wave Values... 2 Capacitance... 2 Charge on a Capacitor... 2 Total Capacitance... 2 Inductance...

### PURPOSE: See suggested breadboard configuration on following page!

ECE4902 Lab 1 C2011 PURPOSE: Determining Capacitance with Risetime Measurement Reverse Biased Diode Junction Capacitance MOSFET Gate Capacitance Simulation: SPICE Parameter Extraction, Transient Analysis

### Kirchhoff's Laws and Circuit Analysis (EC 2)

Kirchhoff's Laws and Circuit Analysis (EC ) Circuit analysis: solving for I and V at each element Linear circuits: involve resistors, capacitors, inductors Initial analysis uses only resistors Power sources,

### Lecture (5) Power Factor,threephase circuits, and Per Unit Calculations

Lecture (5) Power Factor,threephase circuits, and Per Unit Calculations 5-1 Repeating the Example on Power Factor Correction (Given last Class) P? Q? S? Light Motor From source 1000 volts @ 60 Htz 10kW

### - -2C. PH 102 Exam I F13 F23 +3C +2C +5C -2C -1C

Name Date 10Feb07 LeClair PH 102 Exam I 1. A free electron and a free proton are placed in an identical electric field. Which of the following statements are true? Check all that apply. Each particle is

### Alternating Current Circuits. Home Work Solutions

Chapter 21 Alternating Current Circuits. Home Work s 21.1 Problem 21.11 What is the time constant of the circuit in Figure (21.19). 10 Ω 10 Ω 5.0 Ω 2.0µF 2.0µF 2.0µF 3.0µF Figure 21.19: Given: The circuit

### AC Circuit Analysis and Measurement Lab Assignment 8

Electric Circuit Lab Assignments elcirc_lab87.fm - 1 AC Circuit Analysis and Measurement Lab Assignment 8 Introduction When analyzing an electric circuit that contains reactive components, inductors and

### BC556B, BC557A, B, C, BC558B. Amplifier Transistors. PNP Silicon BC556B PNP AUDIO 100MA 65V 500MW TO92.

B, A, B, C, B Amplifier Transistors PNP Silicon Features PbFree Packages are Available* B PNP AUDIO 1MA 65 5MW TO92 COLLECTOR 1 MAXIMUM RATINGS Collector - Emitter oltage Collector - Base oltage Rating

### Characteristic of Capacitors

3.5. The Effect of Non ideal Capacitors Characteristic of Capacitors 12 0 (db) 10 20 30 capacitor 0.001µF (1000pF) Chip monolithic 40 two-terminal ceramic capacitor 0.001µF (1000pF) 2.0 x 1.25 x 0.6 mm

### Lecture 23: NorCal 40A Power Amplifier. Thermal Modeling.

Whites, EE 322 Lecture 23 Page 1 of 13 Lecture 23: NorCal 40A Power Amplifier. Thermal Modeling. Recall from the last lecture that the NorCal 40A uses a Class C power amplifier. From Fig. 10.3(b) the collector

### R 2, R 3, and R 4 are in parallel, R T = R 1 + (R 2 //R 3 //R 4 ) + R 5. C-C Tsai

Chapter 07 Series-Parallel Circuits The Series-Parallel Network Complex circuits May be separated both series and/or parallel elements Combinations which are neither series nor parallel To analyze a circuit

### The Basic Elements and Phasors

4 The Basic Elements and Phasors 4. INTRODUCTION The response of the basic R, L, and C elements to a sinusoidal voltage and current will be examined in this chapter, with special note of how frequency

### CHAPTER 14 SIGNAL GENERATORS AND WAVEFORM SHAPING CIRCUITS

CHAPTER 4 SIGNA GENERATORS AND WAEFORM SHAPING CIRCUITS Chapter Outline 4. Basic Principles of Sinusoidal Oscillators 4. Op Amp RC Oscillators 4.3 C and Crystal Oscillators 4.4 Bistable Multivibrators

### Problem Set 4 Solutions

University of California, Berkeley Spring 212 EE 42/1 Prof. A. Niknejad Problem Set 4 Solutions Please note that these are merely suggested solutions. Many of these problems can be approached in different

### Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.

Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.2 pp. 232-242 Two-stage op-amp Analysis Strategy Recognize

### DISCRETE SEMICONDUCTORS DATA SHEET. BLU86 UHF power transistor

DISCRETE SEMICONDUCTORS DATA SHEET September 1991 FEATURES SMD encapsulation Emitter-ballasting resistors for optimum temperature profile Gold metallization ensures excellent reliability. DESCRIPTION NPN

### AN6783S. IC for long interval timer. ICs for Timer. Overview. Features. Applications. Block Diagram

IC for long interval timer Overview The is an IC designed for a long interval timer. It is oscillated by using the external resistor and capacitor, and the oscillation frequency divided by a - stage F.F.

### E40M. RC Circuits and Impedance. M. Horowitz, J. Plummer, R. Howe

E40M RC Circuits and Impedance Reading Reader: Chapter 6 Capacitance (if you haven t read it yet) Section 7.3 Impedance You should skip all the parts about inductors We will talk about them in a lecture

### Forward-Active Terminal Currents

Forward-Active Terminal Currents Collector current: (electron diffusion current density) x (emitter area) diff J n AE qd n n po A E V E V th ------------------------------ e W (why minus sign? is by def.

### EXP. NO. 3 Power on (resistive inductive & capacitive) load Series connection

OBJECT: To examine the power distribution on (R, L, C) series circuit. APPARATUS 1-signal function generator 2- Oscilloscope, A.V.O meter 3- Resisters & inductor &capacitor THEORY the following form for

### RC, RL, and LCR Circuits

RC, RL, and LCR Circuits EK307 Lab Note: This is a two week lab. Most students complete part A in week one and part B in week two. Introduction: Inductors and capacitors are energy storage devices. They

### University of TN Chattanooga Physics 1040L 8/18/2012 PHYSICS 1040L LAB LAB 4: R.C. TIME CONSTANT LAB

PHYSICS 1040L LAB LAB 4: R.C. TIME CONSTANT LAB OBJECT: To study the discharging of a capacitor and determine the time constant for a simple circuit. APPARATUS: Capacitor (about 24 μf), two resistors (about

### Unit 2: Modeling in the Frequency Domain. Unit 2, Part 4: Modeling Electrical Systems. First Example: Via DE. Resistors, Inductors, and Capacitors

Unit 2: Modeling in the Frequency Domain Part 4: Modeling Electrical Systems Engineering 582: Control Systems I Faculty of Engineering & Applied Science Memorial University of Newfoundland January 20,

### ECE-342 Test 2 Solutions, Nov 4, :00-8:00pm, Closed Book (one page of notes allowed)

ECE-342 Test 2 Solutions, Nov 4, 2008 6:00-8:00pm, Closed Book (one page of notes allowed) Please use the following physical constants in your calculations: Boltzmann s Constant: Electron Charge: Free

### HIGH SPEED-10 MBit/s LOGIC GATE OPTOCOUPLERS

DESCRIPTION The / optocouplers consist of an AlGaAS LED, optically coupled to a very high speed integrated photo-detector logic gate with a strobable output. The devices are housed in a compact small-outline

### Chapter 3. FET Amplifiers. Spring th Semester Mechatronics SZABIST, Karachi. Course Support

Chapter 3 Spring 2012 4 th Semester Mechatronics SZABIST, Karachi 2 Course Support humera.rafique@szabist.edu.pk Office: 100 Campus (404) Official: ZABdesk https://sites.google.com/site/zabistmechatronics/home/spring-2012/ecd

### Chapter 32A AC Circuits. A PowerPoint Presentation by Paul E. Tippens, Professor of Physics Southern Polytechnic State University

Chapter 32A AC Circuits A PowerPoint Presentation by Paul E. Tippens, Professor of Physics Southern Polytechnic State University 2007 Objectives: After completing this module, you should be able to: Describe

### PART. Maxim Integrated Products 1

9-79; Rev ; 9/ SC7 Inverting Charge Pumps General Description The / monolithic, CMOS chargepump voltage inverters in the ultra-small SC7 package feature a low Ω output resistance, permitting loads up to

### Feedback design for the Buck Converter

Feedback design for the Buck Converter Portland State University Department of Electrical and Computer Engineering Portland, Oregon, USA December 30, 2009 Abstract In this paper we explore two compensation

### Pb-free (RoHS compliant) package Qualified according AEC Q101 C1 (2) Type Marking Pin Configuration Package BCV62A BCV62B BCV62C 2 = C1 2 = C1 2 = C1

PNP Silicon Double Transistor To be used as a current mirror Good thermal coupling and V BE matching High current gain Low collector-emitter saturation voltage 1 2 Pb-free (RoHS compliant) package Qualified

### BASIC NETWORK ANALYSIS

SECTION 1 BASIC NETWORK ANALYSIS A. Wayne Galli, Ph.D. Project Engineer Newport News Shipbuilding Series-Parallel dc Network Analysis......................... 1.1 Branch-Current Analysis of a dc Network......................

### Transistor amplifiers: Biasing and Small Signal Model

Transistor amplifiers: iasing and Small Signal Model Transistor amplifiers utilizing JT or FT are similar in design and analysis. Accordingly we will discuss JT amplifiers thoroughly. Then, similar FT

### C1 (2) C2 (1) E1 (3) E2 (4) Type Marking Pin Configuration Package BCV61B BCV61C 2 = C1 2 = C1 1 = C2 1 = C2

NPN Silicon Double Transistor To be used as a current mirror Good thermal coupling and V BE matching High current gain Low collectoremitter saturation voltage C1 (2) C2 (1) 2 Tr.1 Tr.2 1 VPS05178 E1 ()

### Chapter 4 Field-Effect Transistors

Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation