Size: px
Start display at page:

Download ""

Transcription

1 c Copyright W. Marshall Leach, Jr., Professor, Georgia Institute of Technology, School of Electrical and Computer Engineering. Feedback Amplifiers CollectionofSolvedProblems A collection of solved feedback amplifier problems can be found at the below link. The solutions are based on the use of the Mason Flow Graph described below. Basic Description of Feedback A feedback amplifier is one in which the output signal is sampled and fed back to the input to form an error signal that drives the amplifier. The basic block diagrams of non-inverting and inverting feedback amplifiers are shown in Fig.. Depending on the type of feedback, the variables x, y, and z are voltages or currents. The diagram in Fig. (a) represents a non-inverting amplifier. The summing junction at its input subtracts the feedback signal from the input signal to form the error signal z = x by which drives the amplifier. If the amplifier has an inverting gain, the feedback signal must be added to the input signal in order for the feedback to be negative. This is illustrated in Fig. (b). The summing junction at the input adds the feedback signal to the input signal to form the error signal z = x + by. In both diagrams, the gain around the loop is negative and equal to ba, where both A and b are positive real constants. Because the loop-gain is negative, the feedback is said to be negative. If the gain around the loop is positive, the amplifier is said to have positive feedback which causes it to be unstable. Figure : Feedback amplifier block diagrams. (a) Non-inverting. (b) Inverting. In the non-inverting amplifier of Fig. (a), the error signal is given by z = x by. The output signal can be written. y = Az = A (x by) () This can be solved for the gain to obtain y x = A +ba (2) We see that the effect of the feedback is to reduce the gain by the factor ( + ba). This factor is called the amount of feedback. It is often specified in db by the relation 20 log +ba. In the inverting amplifier of Fig. (b), the error signal is given by z = x + by. When x goes positive, y goes negative, so that the error signal represents a difference signal. The output signal can be written y = Az = A (x + by) (3)

2 This can be solved for the gain to obtain y x = A +ba We see that the amount of feedback for the inverting amplifier is the same as for the non-inverting amplifier. If A is large enough so that ba >>, the gain of the non- inverting amplifier given by Eq. (2) can be approximated by y x ' A ba = (5) b The gain of the inverting amplifier given by Eq. (4) can be approximated by y x ' A ba = (6) b These are important results, for they show that the gain is set by the feedback network and not by the amplifier. In practice, this means that an amplifier without feedback can be designed without too much consideration of what its gain will be as long as the gain is high enough. When feedback is added, the gain can be reduced to any desired value by the feedback network. The product ba ineqs. (2)and(4)mustbedimensionless. ThusifAis a voltage gain (voltage in-voltage out) or a current gain (current in-current out), then b must be dimensionless. If A is a transconductance gain (voltage in-current out), b must have the units of ohms (Ω). If A is a transresistance gain (current in-voltage out), b must have the units siemens (f). How these are determined is illustrated below. We have assumed so far that the gains A and b are positive real constants. In general, the gains are phasor functions of frequency. This leads to a stability problem in feedback amplifiers. As frequency is increased, A must eventually decrease because no amplifier can have an infinite bandwidth. The decrease in A is accompanied with a phase shift so that ba can be equal to a negative real number at some frequency. Suppose that ba = at some frequency. Eqs. (3) and (4) show that the gain becomes infinite at that frequency. An amplifier with an infinite gain at any frequency can put out a signal at that frequency with no input signal. In this case, the amplifier is said to oscillate. It can be shown that an amplifier will oscillate if ba at any frequency for which ba is a negative real number, i.e. the phase of ba is ±80. In the block diagrams of Fig., the input and output variables can be modeled as either a voltage or a current. It follows that there are four combinations of inputs and outputs that represent the possible types of feedback. These are summarized in Table where the names for each are given. These names come from the way that the feedback network connects between the input and output stages. This is explained in the following for each type of feedback. Table. The Four Types of Feedback Name Input Output Error Forward Feedback Variable x Variable y Variable z Gain A Factor b Series-Shunt Voltage v Voltage v Voltage v Voltage Gain Dimensionless Shunt-Shunt Current i Voltage v Current i Transresistance siemens (f) Series-Series Voltage v Current i Voltage v Transconductance ohms (Ω) Shunt-Series Current i Current i Current i Current Gain Dimensionless The Mason Signal-Flow Graph The analysis of feedback amplifiers is facilitated by the use of the Mason signal-flow graph. A signal-flow graph is a graphical representation of a set of linear equations which can be used to 2 (4)

3 write by inspection the solution to the set of equations. For example, consider the set of equations x 2 = Ax + Bx 2 + Cx 5 (7) x 3 = Dx + Ex 2 (8) x 4 = Fx 3 + Gx 5 (9) x 5 = Hx 4 (0) x 6 = Ix 3 () where x through x 6 are variables and A through I are constants. These equations can be represented graphically as shown in Fig. 2. The graph has a node for each variable with branches connecting the nodes labeled with the constants A through I. The node labeled x is called a source node because it has only outgoing branches. The node labeled x 6 is called a sink node because it has only incoming branches. The path from x to x 2 to x 3 to x 6 is called a forward path because it originates at a source node and terminates at a non-source node and along which no node is encountered twice. The path gain for this forward path is AEI. The path from x 2 to x 3 to x 4 to x 5 is called a feedback path because it originates and terminates on the same node and along which no node is encountered more than once. The loop gain for this feedback path is EFHC. Figure 2: Flow graph for the equations. Mason s formula can be used to calculate the transmission gain from a source node to any non-source node in a flow graph. The formula is T = X P k k (2) where P k is the gain of the kth forward path, is the graph determinant, and k is the determinant with the kth forward path erased. The determinant is given by = (sum of all loop gains) µ sum of the gain products of all possible + combinations of two non-touching loops µ sum of the gain products of all possible combinations of three non-touching loops µ sum of the gain products of all possible + combinations of four non-touching loops k (3) 3

4 For the flow graph in Fig. 2, the objective is to solve for the gain from node x to node x 6. There are two forward paths from x to x 6 and three loops. Two of the loops do not touch each other. Thus the product of these two loop gains appears in the expression for. The path gains and the determinant are given by P = AEI (4) P 2 = DI (5) = (B + CEFH + GH)+B GH (6) Path P touches two loops while path P 2 touches one loop. The determinants with each path erased are given by = GH (7) Thus the overall gain from x to x 6 is given by 2 = (B + GH)+B GH (8) x 6 AEI ( GH)+DI [ (B + GH)+B GH] = x (B + CEFH + GH)+B GH (9) This equation can also be obtained by algebraic solution of the equations in Eqs. (7) through (). Review of Background Theory This section summarizes several BJT small-signal ac equivalent circuits which are used to write the circuit equations in the following sections. Fig. 3(a) shows an npn BJT with Thévenin sources connected to its base and emitter and a load resistor connected to its collector. First we define the emitter intrinsic resistance r e, the collector-emitter resistance r 0,theresistancere,andthe 0 transconductance G m.thesearegivenby r e = V T I E (20) r 0 = V CE + V A I C (2) re 0 = R tb + r x +β + r e (22) a G m = re 0 (23) + R te where V T is the thermal voltage, I E is the emitter bias current, V CE is the quiescent collector-emitter voltage, V A is the Early voltage, I C is the quiescent collector current, r x is the base spreading resistance, β is the base-collector current gain, and α is the emitter-collector current gain. The latter two are related by α = β/( + β) and β = α/ ( α). The small-signal ac Thévenin equivalent circuit seen looking into the base is shown in Fig. 3(b), where v b(oc) and r ib are given by r 0 + R tc v b(oc) = v te (24) R te + r 0 + R tc r ib = r x +(+β) r e + R te ( + β) r 0 + R tc r 0 + R te + R tc (25) 4

5 Figure 3: Small-signal equivalent circuits. The small-signal ac Thévenin equivalent circuit seen looking into the emitter is shown in Fig. 3(c), where v e(oc) and r ie are given by v e(oc) = v tb r 0 + R tc / ( + β) r 0 e + r 0 + R tc / ( + β) (26) r ie = re 0 r 0 + R tc (27) r ie + r 0 + R tc / ( + β) The small-signal ac Norton equivalent circuit seen looking into the collector is shown in Fig. 3(d), where i c(sc) and r ic are given by i c(sc) = G mb v tb G me v te (28) r ic = r 0 + rekr 0 te (29) G m R te The transconductances G mb and G me are given by The r 0 Approximations G mb = G m r 0 R te /β r 0 + r 0 ekr te (30) G me = G m r 0 + r 0 e/α r 0 + r 0 ekr te (3) Insomeoftheexamplesthatfollow,theanalysisissimplified by making use of the so-called r 0 approximations. That is, we assume that r 0 in all equations except in the one for r ic. This assumption makes G mb, G me, r ib,andr ie independent of r 0. In addition, it makes G mb = G me so that we can denote G mb = G me = G m.inthiscase, i c(sc) = G m (v tb v te )= α r 0 e + R te (v tb v te ) (32) 5

6 v b(oc) = v te (33) r ib = r x +(+β)(r e + R te ) (34) v e(oc) = v tb (35) r ie = re 0 (36) i b = i c(sc) β (37) i e = i c(sc) (38) α If v te =0and R re =0, r 0 appears as a resistor from the collector to ground. If R tc =0, r 0 appears as a resistor from emitter to ground. In either case, r 0 can be easily included in the analysis by treating it as an external resistor from either the emitter or the collector to ground. Series-Shunt Feedback A series-shunt feedback amplifier is a non-inverting amplifier in which the input signal x is a voltage and the output signal y is a voltage. If the input source is a current source, it must be converted into a Thévenin source for the gain to be in the form of Eq. (2). Because the input is a voltage and the output is a voltage, the gain A represents a dimensionless voltage gain. Because ba must be dimensionless, the feedback factor is also dimensionless. Two examples are given below. The first is an op-amp example. The second is a BJT example. Op Amp Example Fig. 4(a) shows an op amp with a feedback network consisting of a voltage divider connected between its output and inverting input. The input signal is connected to the non-inverting input. Because the feedback does not connect to the same terminal as the input signal, the summing is series. The feedback network connects in shunt with the output node, thus the sampling is shunt. To analyze the circuit, we replace the circuit seen looking out of the op-amp inverting input with a Thévenin equivalent circuit with respect to v o and the circuit seen looking into the feedback network from the v o node with a Thévenin equivalent circuit with respect to i. We replace the op amp with a simple controlled source model which models the differential input resistance, the open-loop voltage gain, and the output resistance. A test source i t is added at the output in order to calculate the output resistance. The circuit is shown in Fig. 4(b), where R id is the differential input resistance, A 0 is the open-loop gain, R 0 is the output resistance of the op amp. The feedback factor b is given by R b = (39) R + R F The error signal z in Fig. 4(b) is a voltage which we denote by v e. It is the difference between the two voltage sources in the input circuit and is given by v e = v s bv o (40) By voltage division, the voltage v i which controls the op amp output voltage is R id v i = v e (4) R S + R id + R kr F 6

7 Figure 4: (a) Series-shunt op-amp example. (b) Circuit with feedback removed. Signal tracing shows that the negative feedback has the effect of making the current i smaller. For this reason, we will neglect the i R source in the output circuit in calculating v o. By superposition, it follows that v o can be written (R + R F ) kr L v o = A 0 v i + i t R 0 k (R + R F ) kr L (42) R 0 +(R + R F ) kr L To calculate the input resistance, we need the current i.itisgivenby To simplify the equations, let us define The circuit equations can be rewritten k = i = v i R id (43) R id R S + R id + R kr F (44) (R + R F ) kr L k 2 = R 0 +(R + R F ) kr L (45) R eq = R 0 k (R + R F ) kr L (46) v i = k v e (47) v o = k 2 A 0 v i + i t R eq (48) The flow graph for these equations is shown in Fig. 5. The determinant is given by From the flow graph, the voltage gain is given by It follows that A is given by = [k k 2 A 0 ( b)] = + bk k 2 A 0 =+ba (49) v o v s = k k 2 A 0 = k k 2 A 0 +bk k 2 A 0 = A +ba (50) A = k k 2 A 0 (5) This is the gain from v s to v o with b =0.IfbA À, the gain approaches v o v s A ba = b =+R F R (52) 7

8 Figure 5: Flow graph for the series-shunt op-amp example. This is the familiar formula for the gain of the non-inverting op amp. From the flow graph, the output resistance is given by r out = v o = i t R eq = R 0k (R + R F ) kr L +ba (53) Similarly, the input resistance is given by r in = µ i v s = µ k R id =(+ba)(r S + R id + R kr F ) (54) Note that the voltage gain and the output resistance are decreased by the feedback. The input resistance is increased by the feedback. These are properties of the series-shunt topology. Transistor Example The ac signal circuit of an example BJT series-shunt feedback amplifier is shown in Fig. 6. We assume that the dc solutions to the circuit are known. The feedback network is in the form of a voltage divider and consists of resistors R F and R F 2. Because the input to the feedback network connects to the v o node, the amplifier is said to employ shunt sampling at the output. The output of the feedback network connects to the emitter of Q. Because this is not the node to which v s connects, the circuit is said to have series summing at the input. The following analysis assumes the r 0 approximations for Q. That is, we neglect r 0 in all equations except when calculating r ic. Figure 6: Series-shunt amplifier. In order for the amplifier to have negative feedback, the voltage gain from the emitter of Q to the collector of Q 2 must be inverting. When the feedback signal is applied to its emitter, Q is a 8

9 common-base stage which has a non-inverting voltage gain. Q 2 is a common-emitter stage which has an inverting gain. Thus the amplifier has an inverting voltage gain from the emitter of Q to the collector of Q 2 so that the feedback is negative. To remove the feedback, we replace the circuit seen looking out of the emitter of Q with a Thévenin equivalent circuit with respect to v o. The circuit seen looking into R F from the v o node is replaced with a Thévenin equivalent circuit with respect to i e. Fig. 7 shows the circuit. A a test current source is connected to the v o node to calculate r out. The Thévenin voltage looking out of the emitter of Q is given by R v te = v o = bv o (55) R + R F where b is the feedback factor given by b = R R + R F (56) Figure 7: Circuit with feedback removed. For the circuit of Fig. 7, the error voltage v e is given by v e = v s bv o (57) Signal tracing shows that the negative feedback has the effect of making the current i e smaller. For this reason, we will neglect it in calculating v o. To circuit equations are i c(sc) = G m (v s bv o )=G m v e (58) v tb2 = i c(sc) r ic kr C (59) R tb2 = r ic kr C (60) i c2(sc) = G mb2 v tb2 (6) v o = i c2(sc) + i t ric2 kr C2 k (R F + R F 2 ) (62) To solve for r in,weneedi b.ifweusether 0 approximations, it is given by i b = i c(sc) β (63) 9

10 To simplify the flow graph, let us define R eq = r ic kr C (64) R eq2 = r ic2 kr C2 k (R F + R F 2 ) (65) The flow graph for the equations is shown in Fig. 8. The determinant is given by = [G m ( R eq )( G m2 ) R eq2 ( b)] = + ba (66) where A is given by A = G m R eq G m2 R eq2 (67) This is the gain from v s to v o with b =0.Fromtheflow graph, the voltage gain is given by v o v s = G mr eq G m2 R eq2 = A +ba (68) The output resistance is given by r out = v o i t = R eq2 = R eq2 +ba (69) Figure 8: Flow graph for the series-shunt example. The input resistance is given by r in = v s /i b. Because v s is an independent variable, it can be used to solve for i b /v s not v s /i b. Thus the input resistance can be written But β /G m is given by r in = µ ib v s = µ G m = β (70) β G m β G m = β r 0 e + R te α = R S + r x +(+β )(r e + R te ) (7) Thus r in is given by r in =(+ba)[r S + r x +(+β )(r e + R te )] (72) Summary of the Effects of Series-Shunt Feedback From the examples above, it can be seen that the voltage gain is divided by the factor ( + ba). The input resistance is multiplied by the factor ( + ba). And the output resistance is divided by the factor ( + ba). 0

11 Shunt-Shunt Feedback A shunt-shunt feedback amplifier is an inverting amplifier in which the input signal x is a current and the output signal y is a voltage. If the input source is a voltage source, it must be converted into a Norton source for the gain to be in the form of Eq. (4). Because the input is a current and the output is a voltage, the gain A represents a transresistance with the units Ω. BecausebA must be dimensionless, the feedback factor has the units of f. Two examples are given below. The first is an op-amp example. The second is a BJT example. Op Amp Example Fig. 9(a) shows an op amp with a feedback network consisting of a resistor connected between its output and its inverting input. The input signal is connected through a resistor to the inverting input. Because the feedback connects to the same terminal as the input signal, the summing is shunt. The feedback network connects in shunt with the output node, thus the sampling is shunt. To analyze the circuit, we replace the circuit seen looking out of the v i node through R S with a Norton equivalent circuit with respect to v s and the circuit seen looking out of the v i node through R F with a Norton equivalent circuit with respect to v o. This must always be done with the shuntshunt amplifier in order for the gain with feedback to be of the form A/ ( + ba), wherea and b are positive and the sign is necessary because the circuit has an inverting gain. In addition, we replace the circuit seen looking out of the v o node through R F with a Thévenin equivalent circuit with respect to v i. The circuit with feedback removed is shown in Fig. 9(b), where rin 0 is the input resistance seen bythesourcecurrenti s. The Norton current seen looking out of the v i node is represented by the bv o source, where b is the feedback factor. The current i s and the feedback factor are given by i s = v s R S (73) b = R F (74) The error current i e is the total current delivered to the v i node. It is given by i e = i s + bv o (75) Because v o is negative when i s is positive, the current bv o subtracts from i s to cause i e to be decreased. Figure 9: (a) Shunt-shunt op amp circuit. (b) Circuit with feedback removed. Fig. 0 shows the circuit with the op amp replaced with a controlled source model which models the differential input resistance R id, the open-loop voltage gain A 0, and the output resistance R 0.

12 Atestsourcei t is added at the output in order to calculate the output resistance. The voltage v i controls the op-amp output voltage. It is given by v i =(i s + bv o ) R S kr F kr id = i e R S kr F kr id (76) Signal tracing shows that the negative feedback has the effect of making the voltage v i smaller. For this reason, we will neglect the v i source in calculating v o. It follows that v o is given by R F kr L v o = A 0 v i + i t R 0 kr F kr L (77) R 0 + R F kr L Figure 0: Shunt-shunt circuit with the op amp replaced with a controlled source model. To simplify the equations, let us define R eq = R S kr F kr id (78) R eq2 = R 0 kr F kr L (79) The circuit equations can be rewritten k = R F kr L R 0 + R F kr L (80) i e = i s + bv o (8) v i = i e R eq (82) v o = ka 0 v i + i t R eq2 (83) The flow graph for these equations is shown in Fig.. The determinant is given by = [R eq ( A 0 k) b] =+br eq A 0 k (84) From the flow graph, the transresistance gain is given by v o i s = ( R eqa 0 k)= R eqa 0 k +br eq A 0 k = A +ba (85) It follows that A is given by If ba À, the transresistance gain approaches A = R eq A 0 k (86) v o i s A ba = b = R F (87) 2

13 Figure : Flow graph for the shunt-shunt amplifier. We note that A is the negative of the gain from i s to v o calculated with b =0. Also, ba is the loop gain in the flow graph. From the flow graph, the output resistance is given by r out = v o = i t R eq2 = R OkR F kr L +ba (88) Similarly, the input resistance is given by rin 0 = v i = i s R eq = R SkR F kr id +ba (89) We note that R eq2 is the output resistance with the v i source zeroed at the output. Also, R eq is the input resistance with the bv o source zeroed at the input. The voltage gain of the original circuit in Fig. 9(a) is given by v o = i s v o = A v s v s i s R S +ba ' A R S ba = R F (90) R S where the approximation holds for ba À. This is the familiar gain expression for the inverting op amp amplifier. The input resistance is obtained from rin 0 with the relation µ r in = R S + rin 0 (9) R S Transistor Example Fig. 2 shows the ac signal circuit of an example BJT shunt-shunt feedback amplifier. The feedback network consists of the resistor R F which connects between the output and input nodes. Because R F connects to the output node, the amplifier is said to have shunt sampling. Because the current fedbackthroughr F to the input node combines in parallel with the source current, the circuit is said to have shunt summing. Thus the amplifier is said to have shunt-shunt feedback. In order for the feedback to be negative, the voltage gain from v i to v o must be inverting. Q is a commonemitter stage which has an inverting gain. Q 2 is a common-collector stage which has a non-inverting gain. Thus the overall voltage gain is inverting so that the feedback is negative. Fig. 3 shows the equivalent circuit with feedback removed. The circuits seen looking out of the v i node through R S and through R F, respectively, are converted into Norton equivalent circuits with respect to v s and v o. The source current i s and the feedback factor b are given by i s = v s R S (92) b = R F (93) 3

14 Figure 2: Example BJT shunt-shunt amplifier. Figure 3: Shunt-shunt amplifier with feedback removed. 4

15 The feedback network at the output is modeled by a Thévenin equivalent circuit with respect to v i. The external current source i t is added to the circuit so that the output resistance can be calculated. Signal tracing shows that the input voltage v i is reduced by the feedback. Therefore, we neglect the effect of the v i controlled source in the output circuit when calculating v o. The circuit equations are v tb = i e R S kr F = i e R eq (94) i e = i s + bv o (95) v i = i e R S kr F kr ib = i e R eq2 (96) i c(sc) = G mb v tb (97) v tb2 = i c(sc) r ic kr C = i c(sc) R eq3 (98) v e2(oc) = r 02 re2 0 + r v tb2 = k v tb2 (99) 02 R E2 kr F v o = v r ie2 + R E2 kr e2(oc) + i t r ie2 kr E2 kr F = k 2 v e2(oc) + i t R eq4 (00) F The flow graph for the equations is shown in Fig. 4. The determinant is given by The transresistance gain is given by = [R eq G mb ( R eq3 ) k k 2 b]=+br eq G mb R eq3 k k 2 (0) v o i s = R eqg mb ( R eq3 ) k k 2 = R eqg mb R eq3 k k 2 +br eq G mb R eq3 k k 2 = A +ba (02) It follows that A is given by A = R eq G mb R eq3 k k 2 (03) The input and output resistances are given by rin 0 = v i = R eq2 i s = R kr F kr ib (04) r out = v o i t = R eq4 = r ie2kr E2 kr F (05) It can be seen from these expressions that the transresistance gain, the input resistance, and the output resistance are all decreased by a factor equal to the amount of feedback. Figure 4: Flow graph for the shunt-shunt amplifier. The voltage gain of the original circuit in Fig. 2 is given by v o = i s v o = A v s v s i s R S +ba ' A R S ba = R F (06) R S 5

16 where the approximation holds for ba À. This is the familiar gain expression for the inverting op amp amplifier. The input resistance is obtained from rin 0 with the relation µ r in = R S + rin 0 (07) R S Summary of the Effects of Shunt-Shunt Feedback Notice from the examples above that the transresistance gain and the voltage gain are divided by the factor ( + ba). The input resistance rin 0 is divided by the factor ( + ba). And the output resistance is divided by the factor ( + ba). Series-Series Feedback A series-series feedback amplifier is a non-inverting amplifier in which the input signal x is a voltage and the output signal y is a current. If the input source is a current source, it must be converted into a Thévenin source for the gain to be in the form of Eq. (2). Because the input is a voltage and the output is a current, the gain A represents a transconductance with the units f. Because ba must be dimensionless, the feedback factor has the units of Ω. An op-amp example is given below. Fig. 5(a) shows an op-amp circuit in which a resistor R is in series with the load resistor R L. The voltage across R is fed back into the inverting op-amp input. The voltage across R is proportional to the output current i o. This is said to be series sampling at the output. Because the feedback does not connect to the same op-amp input as the source, the circuit is said to have series summing. Thus the circuit is called a series-series feedback amplifier. Figure 5: (a) Example series-series feedback amplifier. (b) Circuit with feedback removed. To remove the feedback, the circuit seen looking out of the op-amp inverting input is replaced with a Thévenin equivalent circuit with respect to i o. The circuit seen looking below R L is replaced with a Thévenin equivalent circuit with respect to i. The circuit with feedback removed is shown in Fig. 5(b), where the op amp is replaced with a controlled source model that models its differential input resistance R id, its gain A 0, and its output resistance R 0. The feedback factor b is given by b = R A test voltage source v t isaddedinserieswithr L to calculate the output resistance. We define the resistance r out as the effective series resistance in the output circuit, including R L.Itisgiven by r out = v t /i o. The output resistance seen by R L is given by r 0 out = r out R L. Because R L is floating, it is not possible to label r out on the diagram. 6

17 Signal tracing shows that the negative feedback has the effect of reducing i. For this reason, the i R source in the output circuit will be neglected in solving for i o. We can write the following equations v e = v s bi o (08) i o = To simplify the equations, let us define v i = R id R S + R id + R v e (09) A 0 v i v t + (0) R 0 + R L + R R 0 + R L + R i = v i R id () R id k = R S + R id + R (2) R eq = R 0 + R L + R (3) The circuit equations can be rewritten v i = kv e (4) i o = A 0v i R eq + v t R eq (5) The flow graph for these equations is shown in Fig. 6. The determinant is given by = k A 0 ( b) =+bk A 0 =+ba (6) R eq R eq From the flow graph, the transconductance gain is given by i o v s = k A 0 R eq = ka 0/R eq +bka 0 /R eq = A +ba (7) It follows that A is given by A = k A 0 (8) R eq This is the gain from v s to i o with b =0.IfbA À, the gain approaches i o A v s ba = b = (9) R This is the gain obtained by assuming the op amp is ideal. Because it has negative feedback, there is a virtual short between its two inputs so that the voltage at the upper node of R is v s and the current through R is v s /R. Thus the output current is i o = v s /R. The input resistance r in and the output resistance r out are given by r in = µ i v s = µ k R id = R id k =(+ba)(r S + R id + R ) (20) µ µ io r out = = =(+ba)(r 0 + R L + R ) (2) v t R eq Note that the effect of the the feedback is to reduce the gain, increase the input resistance and increase the output resistance. In the case ba, the output resistance becomes infinite and the load resistor R L is driven by an ideal current source. 7

18 Figure 6: Flow graph for the series-series feedback amplifier. Shunt-Series Feedback A shunt-series feedback amplifier is an inverting amplifier in which the input signal x is a voltage and the output signal y is a current. If the input source is a voltage source, it must be converted into a Norton source for the gain to be in the form of Eq. (4). Because the input is a current and the output is a current, the gain A represents a dimensionless current gain. Because ba must be dimensionless, the feedback factor is dimensionless. An op-amp example is given below. Fig. 7(a) shows an op-amp circuit in which a resistor R connects from the lower node of the load resistor R L to ground. The voltage across R causes a current to flow through the feedback resistor R F into the inverting op-amp input. The current through R F is proportional to the output current i o. Thisissaidtobeseriessamplingattheoutput. Because the feedback connects to the same op-amp input as the source, the circuit is said to have shunt summing at the input. Thus the circuit is called a shunt-series feedback amplifier. Figure 7: (a) Shunt-series amplifier example. (b) Circuit with feedback removed. To analyze the circuit, we replace the circuit seen looking out of the v i node through R S with a Norton equivalent circuit with respect to v s and the circuit seen looking out of the v i node through R F with a Norton equivalent circuit with respect to i o. This must always be done with the shuntseries amplifier in order for the gain with feedback to be of the form A/ ( + ba), wherea and b are positive and the sign is necessary because the circuit has an inverting gain. In addition, we replace the circuit seen looking through R F into the v i node with a Thévenin equivalent circuit with respect to v i. The circuit with feedback removed is shown in Fig. 7(b), where the op amp is replaced with a controlled source model that models its differential input resistance R id, its gain A 0, and its output resistance R 0. The feedback factor b is is a current divider ratio given by b = R R + R F (22) 8

19 A test voltage source v t isaddedinserieswithr L to calculate the output resistance. We define the resistance r out as the effective series resistance in the output circuit, including R L.Itisgiven by r out = v t /i o. The output resistance seen by R L is given by r 0 out = r out R L. Because R L is floating, it is not possible to label r out on the diagram. Signal tracing shows that the negative feedback has the effect of reducing v i. For this reason, the v i source in the output circuit will be neglected in solving for i o. The error current i e is the sum of the two current sources in the input circuit. We can write the following equations i e = i s + bi o (23) v i = i e R S k (R + R F ) kr id = i e R eq (24) A 0 v i v t i o = + = A 0v i + v t (25) R 0 + R L + R kr F R 0 + R L + R kr F R eq2 R eq2 The flow graph for these equations is shown in Fig. 8. The determinant is given by = µ A0 R eq b R eq2 =+br eq A 0 R eq2 =+ba (26) From the flow graph, the current gain is given by i o = µ i s R A0 eq R eq2 = R eqa 0 /R eq2 +br eq A 0 /R eq2 = A +ba (27) It follows that A is given by A 0 A = R eq (28) R eq2 This is the negative of the gain from i s to i o with b =0.IfbA À, the gain approaches i o A µ i s ba = b = + R F (29) R This is the gain obtained by assuming the op amp is ideal. In this case, there is a virtual ground at its inverting input which causes i e = i s + bi o =0. Solution for i o yields i o = i s /b. Figure 8: Flow graph for the shunt-series amplifier. The input resistance r 0 in and the output resistance r out are given by rin 0 = v i = i s R eq = R Sk (R + R F ) kr id +ba (30) r out = µ io v t = µ R eq2 =(+ba)(r 0 + R L + R kr F ) (3) 9

20 Note that the effect of the the feedback is to reduce the gain, decrease the input resistance and increase the output resistance. In the case ba, the output resistance becomes infinite and the load resistor R L is driven by an ideal current source. The gain from v s to i o in the original circuit, the input resistance r in, and the output resistance r 0 out seen by R L are given by i o v s = i s v s i o i s = R S A +ba = R S A +ba (32) µ r in = R S + rin 0 R S (33) rout 0 = r out R L (34) 20

21 Stop Here Figure 0 shows the circuit diagram of a series-series feedback amplifier, where the bias circuits have been omitted for simplicity. The feedback network consists of resistors R F and R F 2. This network samples the voltage at the collector of Q 2 and feeds a voltage back into the emitter of Q. The output voltage from the circuit is the voltage at the emitter of Q. Thus the feedback network does not sample an output voltage. Instead, it samples a voltage which is proportional to the output current, i.e. it samples a voltage proportional to i c2 = α 2 i o. Because i o is the current through the load resistor R E2, it follows that the feedback is proportional to the load current. This is called series sampling. The input summing is identical to that for the circuit of Fig. 4 which is series summing. Therefore, the circuit is a series-series feedback amplifier. XXXExp7f0.wmf f0series-series feedback amplifier. To analyze the circuit, first remove the feedback. The circuit with feedback removed is shown in Fig.. An external voltage source v t is included in series with R E2 in order to calculate the output resistance r out.noticethatr out is labeled looking into R E2 from signal ground. To simplify the analysis, it will be assumed that r 0 = for both BJTs. The Thévenin equivalent circuit seen looking into the emitter of Q 2 consists of the voltage source v tb2 = i c R C in series with the resistor r ie2.tosolvefori o /v i, r in,andr out, we can write the following equations: i o = i e2 = v t v tb2 = v t + i c R C r ie2 + R E2 r ie2 + R E2 (35) µ R C2 i c = G m (v tb v te )=G m v i i c2 R F 2 R C2 + R F + R F 2 (36) i c2 = α 2 i o where R tb = R, R te = R F 2 k (R F + R C2 ),and i b = i c β (37) r ie2 = r e2 + r x2 + R tb2 +β 2 = r e2 + r x2 + R C +β 2 (38) XXXExp7f.wmf fseries-series amplifier with feedback removed. The flow graph for the equations is given in Fig. 2. The determinant is given by R C = α 2 G mr C2 R F 2 (39) r ie2 + R E2 R C2 + R F + R F 2 The transconductance gain is given by The output resistance is given by i o = v i G R C m (40) r ie2 + R E2 The input resistance is given by r in = r out = µ ib v i µ io v t = (r ie2 + R E2) (4) = β G m = (R + r ib ) (42) where the alternate relation G m = β / (R + r ib ) has been used in the expression for r in and r ib = r x +(+β )(r e + R tb ). It is seen from these relations that the transconductance gain is 2

22 reduced by the amount of feedback, whereas both the output resistance and the input resistance are increased by the amount of feedback. These are all properties of series-series feedback. XXXExp7f2.wmf f2signal flow graph for the series-series amplifier. It follows from Eqs. 85 and 86 that A and b are given by A = G m R C r ie2 + R E2 (43) R C2 R F 2 b = α 2 (44) R C2 + R F + R F 2 Eq. (5) can be used to write the approximate transconductance gain as Shunt-Series Feedback i o v i ' b = α 2 R C2 + R F + R F 2 R C2 R F 2 (45) XXXExp7f3.wmf f3shunt-series amplifier circuit. Figure 3 shows the circuit diagram of a shunt-series feedback amplifier, where the bias circuits have been omitted for simplicity. The feedback network consists of resistor R F. This resistor samples the voltage at the emitter of Q 2 and feeds a current back into the base of Q. The output current from the circuit is the collector current in Q 2. The feedback network samples a voltage which is proportional to the output current, i.e. it samples a voltage proportional to i e2 = i o /α 2. Because i o is the current through the load resistor R C2, it follows that the feedback is proportional to the load current. This is called series sampling. The input summing is identical to that for the circuit of Fig. 7 which is shunt summing. Therefore, the circuit is a shunt-series feedback amplifier. XXXExp7f4.wmf f4shunt-series amplifier with feedback removed. To solve for the load current and input resistance, it will be assumed that r 0 = for both transistors. This simplifying assumption forces the output resistance to be infinite. A separate solution will be given to solve for the output resistance. To analyze the circuit, first remove the feedback. The circuit with feedback removed is shown in Fig. 4. The Thévenin voltage seen looking out of the base of Q 2 is v tb2 = i c R C.Tosolvefori o /i i and r in,wecanwrite µ R E2 i o = G m2 (v tb2 v te2 )=G m2 i c R C v b (46) R F + R E2 i c = G m v b (47) v b = i e [R k (R F + R E2 ) kr ib ] (48) i e = i i + i e2 (49) R F + R E2 where i e is the error current, R tb =0, R te = R E, R tb2 = R C, R te2 = R E2 kr F,and R E2 r ib = r x +(+β )(r e + R E ) (50) XXXExp7f5.wmf f5flow graph for the shunt series amplifier. The flow graph for the equations is given in Fig. 5. The determinant of the graph is given by = G m ( G m2 R C ) G m2r E2 R E2 [R k (R F + R E2 ) kr ib ] (5) R F + R E2 α 2 R F + R E2 22

23 The current gain is given by i o = i i [R k (R F + R E2 ) kr ib ] G m ( G m2 R C ) G m2r E2 R F + R E2 (52) The input resistance is given by r in = v b = i i [R k (R F + R E2 ) kr ib ] (53) Thus both the current gain and the input resistance are decreased by the amount of feedback. These are properties of the shunt-series topology. It follows from Eqs. (03) and (??) thata and b are given by A =[R k (R F + R E2 ) kr ib ] G m ( G m2 R C ) G m2r E2 (54) R F + R E2 b = R E2 (55) α 2 R F + R E2 Note that b is negative. Because A is also negative, the product ba is positive. If this product is not positive, the amplifier would have positive feedback rather than negative feedback. Eq. (5) can be used to write the approximate current gain as i o i i ' b = α 2 µ + R F R E2 (56) XXXExp7f6.wmf f6circuit for calculating r out. Because it is assumed that r 02 = in the above analysis, it follows that r out =. Toobtain a finite r out, r 02 must be added from the collector to the emitter of Q 2 asshowninthecircuit with feedback removed in Fig. 6. Note the use of the primes to denote the collector and emitter currents of Q 2 thatareinsidetheresistorr 02. In the circuit, the source i i issettozeroanda current source i t is added in series with the collector of Q 2. Because i i =0, the circuit seen looking into R F from the emitter of Q 2 can be represented by the resistance R F + R kr ib to ground. The output resistance calculated from this circuit is the output resistance seen by the load resistor R C2 in Fig. (4). The analysis can be simplified by replacing the circuit seen looking out of the base of Q 2 by a Thévenin equivalent circuit. This is shown in Fig. 7. XXXExp7f7.wmf f7circuit for calculating r out after making a Thévenin equivalent circuit looking out of the base of Q 2. The transresistance R m is given by R m = v tb2 i e2 (57) = v tb2 i c i c v b v b i e2 = ( R C ) G m where R tb =0and R te = R E. For this circuit R E2 R F + R E2 R k (R F + R E2 ) kr ib v c2 = i 02 r 02 + i e2 R te2 (58) i 02 = i t i 0 c2 (59) i 0 c2 = G m2 ( R m i e2 i 02 R te2 ) (60) 23

24 i e2 = i c2 + i b2 = i c2 + i0 c2 (6) β 2 where R te2 =[R F + R kr ib ] kr E2 and i c2 = i t. XXXExp7f8.wmf f8flow graph for calculating r out. The flow-graph for these equations is shown in Fig. 8. There are two loops. The determinant is given by = G m2 R te2 G m2 R m (62) β 2 There are four forward paths from i t to v c2, two of which touch both loops, one which touches only one loop, and one which touches only the other loop. The output resistance is given by r out = v c = r 02 + r 02 G m2 R m + R te2 2 G m2 R 2 te2 (63) i t where =+G m2 R m /β 2 and 2 = G m2 R te2. It is straightforward to show that (22) reduces to r out = r 02 ( + G m2 R m /α 2 )+(r ie2 kr te2 ) (64) G m2 (R te2 R m /β 2 ) where r ie2 = r e2 +(R c + r x2 ) / ( + β 2 ). Design Examples Series-Shunt Figure 9 shows the circuit diagram of a practical series-shunt amplifier. The circuit is to be designed for the following specifications: voltage gain v o /v i =0, R L = R in ' 0 kω, I C =0.5 ma, I C2 =3mA, V + = V =5V. It may be assumed that V BE = V EB2 =0.65 Vand β = β 2 = for the calculations. β 2 Figure 9: Series-shunt amplifier. Let R 8 = 00 Ω. The voltage across R 7 is I E2 R 8 + V EB2 =0.95 V. Thus R 7 =0.95/0.5 =.9 kω. Let V E = 5 V, V C2 =0V, and R 5 =20kΩ. The current through R 5 is 5/20 = 0.25 ma. The current through R 4 is I E = 0.75 ma. The voltage across R 4 is 0 V. Thus R 4 =0/0.75 = 3.3 kω. The current through R 6 is = 2.75 ma. The voltage across R 6 is 24

25 5 V. Thus R 6 =5/2.75 = 5.45 kω. The base voltage of Q is V B = = 4.35 V. R and R 2 set V B and R in. The design equations are V B =5(R 2 R ) / (R 2 + R ) and R kr 2 =0 kω. Solution yields R =5.5 kω and R 2 =28.3 kω. If the open-loop gain of the amplifier is very large, the closed-loop gain is given by +R 5 / (R 3 kr 4 ). Let us use this gain expression to design for a gain of 0 2, i.e. 3 db higher than the specified value, in hopes that the actual gain will be close to 0. It follows that +R 5 / (R 3 kr 4 )=0 2. Solution for R 3 yields R 3 =.72 kω. If the circuit oscillates, a small capacitor, typically 0 pf can be connected from collector to base of Q 2. For acceptable low frequency response above the frequency f, the capacitors should satisfy C > / (2πf R in ), C 2 > / (2πf R L ),andc 3 > / [2π (R 3 + R 4 kr 5 kr e )], wherer e = V T /I E. For f =0Hz, acceptable values are C = C 2 =0μF andc 3 =22μF. Once the circuit is assembled, R 3 can be tweaked to fine tune the gain. Either R, R 2,orboth can be tweaked to adjust the dc bias voltage at the collector of Q 2. Shunt-Shunt Figure 20 shows the circuit diagram of a practical shunt-shunt amplifier. The circuit is to be designed for the following specifications: voltage gain v o /v i = 0, R in =0kΩ, R L = 00 kω, I C =0.5 ma, I C2 =4mA, V + = V =5V.ItmaybeassumedthatV BE = V BE2 =0.65 V and β = β 2 = for the calculations. Because v i = i R in, it follows that the transresistance gain is v o /i = 00 kω. Figure 20: Shunt-shunt amplifier. Let us choose the dc voltage at the emitter of Q to be 0 V and the dc voltage at the emitter of Q 2 to be +5 V. The current through R 5 and R 8 is 0.5 ma, thus R 5 =( 0 + 5) /0.5m =0kΩ and R 8 =(5 5.65) /0.5m =8kΩ. The current through R 7 is 4 ma, thus R 7 = (5 + 5) /4m =5kΩ. Let us pick the current through R 2 and R 3 to be 0.05 ma. If β min = 00, this current is 0 times I Bmax. Thus R 2 =(5+9.35) /0.05m =487kΩ. Let us choose the 5% value R 2 = 470 kω. It follows that the current through R 2 is ( ) /470m =0.058 ma. Thus R 3 =( ) /0.058m = 09 kω. Let us choose the 5% value R 3 = 0 kω. The smaller the value of R 4, the higher the open-loop gain. To prevent possible oscillation problems, the value of R 3 should not be too small. Let us pick R 3 = 00 Ω. Iftheopen-loopgainisvery high, the input resistance is R in ' R.ThusletuschooseR =0kΩ to meet the input resistance specification. If the open-loop gain is infinite, the closed-loop voltage gain is v o /v i = R 6 /R.For a gain of 0, wemusthaver 6 =00kΩ. To correct for a non-infinite open-loop gain, R 6 should 25

26 be larger than this. Let us choose the value R 6 = 20 kω, whichis20% larger. For the capacitors, let C = C 2 = C 4 =μf andc 3 = 00 μf. Series-Series Figure 2 shows the circuit diagram of a series-series amplifier. The circuit is to be designed for the following specifications: transconductance gain i e2 /v g =2mA/V, R in ' 0 kω, R L =0kΩ, I C =0.5 ma, I C2 =4mA, V + = V =5V.ItmaybeassumedthatV BE = V BE2 =0.65 V and β = β 2 = for the calculations. Figure 2: Series-shunt amplifier. Let us choose the following dc voltages: V E = V C2 = 0 VandV C =2V. The current through R 6 and R 9 is 4 ma, thus R 6 =( 0 + 5) /4m =.3 kω and R 9 =(5 2.65) /4m =3kΩ. The current through R 4 and R 8 is 0.5 ma, thus R 4 =( 0 + 5) /0.5m =0kΩ and R 8 =(5 2) /0.5m =26kΩ. Because V B = = 9.35 V, we have 30R 2 / (R + R 2 ) 5 = Also, R R 2 / (R + R 2 )=0kΩ. These equations can be solved for R to obtain 53 kω. This is not a standard 5% value. Let us pick R =56kΩ. For V B = 9.35 V, it follows that R 2 =3kΩ. Let us pick R 5 =.3 kω. If the open-loop gain is infinite, the transconductance gain would be given by i e2 /v i =(R 6 + R 5 + R 3 kr 4 ) / (R 6 R 3 kr 4 )= For the values for R 5 and R 6, it follows from this equation that R 3 kr 4 = 625 Ω, thusr 3 =.94 kω. To account for a non-infinite open-loop gain, the value R 3 =.3 kω which is about 33% smaller than the.94 kω value. Shunt-Series Figure 22 shows the circuit diagram of a shunt-series amplifier. The circuit is to be designed for the following specifications: current gain i c2 /i = 0, R in ' 0 kω, R L =0kΩ, I C =0.5 ma, I C2 =4mA, V + = V =5V, V C2 =+5V, V C = 5 V, and V B = V E2 = 0 V. It may be assumed that V BE = V BE2 =0.65 Vandβ = β 2 = for the calculations. Both R 7 and R 9 conduct a current of 4 ma, thus R 7 = ( ) /4m = 2.34 kω and R 9 =(5 5) /4m =2.5kΩ. Both R 5 and R 8 conduct a current of 0.5 ma, thus R 5 = ( ) /0.5m =8.7kΩand R 8 =(5+5)/0.5m =40kΩ. Let us take the current through R 2 to be 0.05 ma, i.e. about 0 times the maximum expected value of I B for β min = 00. Thus we have R 2 =(5+0)/0.05m = 500 kω. Also, R 3 =( 0 + 5) /0.05m = 00 kω. If 26

27 Figure 22: Shunt-series amplifier. we assume that the open-loop gain is infinite, the input resistance is R and the current gain is i c2 /i = ( + R 6 /R 7 ). Thus, we pick R =0kΩ and ( + R 6 /.25k) =0. Solution for R 6 yields R 6 =2. kω. We will pick the standard value R 6 =22kΩ. To complete the design, we pick C = C 2 =0μF, C 3 = 00 μf, C 4 =0μF, and R 4 = 00 Ω. 27

28 Series Shunt Amplifier + V R C G R v i v g R 2 R 3 C 3 R 7 Q R R 5 4 R 8 Q 2 C 2 R 6 R L v o R p ( A, B) := V T := 25.9mV AB A + B V BE := 0.65V V EB := 0.65V - V R L := 0kΩ V plus := 5V V minus := 5V R g := 0 R := 28kΩ R 2 := 5kΩ R 3 :=.8kΩ R 4 := 3kΩ R 5 := 20kΩ R 6 := 5.kΩ R 7 :=.8kΩ R 8 := 00Ω R 2 R V B := V plus = 4.535V V R + R E := V B V BE = 5.85V 2 I R p R 4, R 5 + R 6 := I 2 R 7 ( ) R 6 R R 4 + R 5 + R 4 V E V minus = ma R V EB R 6 V E := I R p ( R 4, R 5 + R 6 ) + I 2 R R 4 + R 5 + R 4 + V minus = 5.85V 6 V C := V plus I R 7 = V V B2 := V C = 4.047V V E2 := V B2 + V EB = V R 4 V C2 := I 2 R p ( R 6, R 4 + R 5 ) + I R R 4 + R 5 + R 6 + V minus = 0.678V 6 V T r e := V T I r e2 := G I m2 := G m := 2 r e2 + R r 8 e + R p R 5, R p R 3, R 4 ( ( )) ( ) R p( R 6 R L) R p R 3, R 4, A := G m G m2 R 7 R p ( R p ( R 6, R L ), R 5 + R p ( R 3, R 4 )) + = R p ( R 3, R 4 ) + R 5 + R p ( R 6, R L )

29 b := ( ) (, ) R p R 3, R 4 R 5 + R p R 3 R 4 = b = 3.65 A v := A + b A = 9.58 Put cap to ground from emitter of Q2 G m2 := r e2 ( ) R p( R 6 R L) R p R 3, R 4, A := G m G m2 R 7 R p ( R p ( R 6, R L ), R 5 + R p ( R 3, R 4 )) + = R p ( R 3, R 4 ) + R 5 + R p ( R 6, R L ) b := ( ) (, ) R p R 3, R 4 R 5 + R p R 3 R 4 = A v := A + b A = 3.206

30 A A B B C C D D E E VCC 5V VEE -5V V Vpk khz 0 Q Q2 R 28.3kΩ C 0uF R2 5.5kΩ R3.72kΩ R4 3.3kΩ R5 20kΩ R6 5.45kΩ R7.9kΩ RL 0kΩ C2 0uF C3 22uF R8 00 Ω VEE -5V VEE -5V VEE -5V VCC 5V VCC 5V Out

31 Shunt-Shunt Amplifier V plus := 5V V minus := 5V β := R G := 0Ω R := 0kΩ R 2 := 487kΩ R 3 := 09kΩ R 4 := 00Ω R 5 := 0kΩ R 6 := 20kΩ R 7 := 5kΩ R 8 := 8kΩ R L := 0kΩ V BE := 0.65V V T := 25.9mV R 3 R 2 V B := V R 2 + R plus = 9.53V V E := V B V BE = 0.63V 3 V E V minus I E := = ma I R C := I E V C := V plus I C R 8 = V 5 V E2 V minus V B2 := V C V E2 := V B2 V BE = V I E2 := = 4.29 ma R 7 V T V T r e := = 53.55Ω r I e2 := = 6.273Ω R E I p ( A, B) := E2 AB A + B G m := G r e + R p R 4, R m2 := 5 r e2 + R p R 7, R p R L, R 6 ( ) ( ) ( ) (, ) (, ) ( ( )) ( ) = kω (, ) = R p ( r e2, R E2 ) R 23 := R p R 2, R 3 R := R p R, R 23 R E2 := R p R 7, R L R p R E2 R 6 R p r e2 R E2 A := R p ( R, R 6 ) G m ( R 8) Ω r e2 + R p R E2 R 6 R 6 +

32 b := R 6 b = 20 kω A r := A + A b = kω

33 A A B B C C D D E E VCC 5V VEE -5V Vi Vpk khz 0 Q R2 487kΩ C uf R3 09kΩ R4 00 Ω R5 0kΩ R6 20kΩ R7 5kΩ R8 8kΩ RL 0kΩ C2 uf C3 00uF VEE -5V VEE -5V VEE -5V VCC 5V VCC 5V Out R 0kΩ Q2 C4 uf

34 Series Series Feedback V plus := 5V V minus := 5V V BE := 0.65V V EB := 0.65V V T := 25.9mV β := AB R p ( A, B) := R A + B := 53kΩ R 2 := 3kΩ R 3 :=.94kΩ R 4 := 0kΩ R 5 :=.3kΩ R 6 :=.25kΩ R 7 := 26kΩ R 8 := kΩ R 2 R R L := 0kΩ V B := V plus = 9.09V V R 2 + R E := V B V BE = 9.74V I := I 2 R 4 ( R 5 + R 6) R 4 + R 5 + R 6 R 7 R 4 R 6 V E V minus R 4 + R 5 + R = ma V EB R 8 V T V T r e := r I e2 := R I F2 := R p R 3, R 4 2 ( ) R F := R 5 R C2 := R 6 ( ) ( ) R te := R p R F2, R F + R C2 R te2 := R p R 8, R L R C := R 7

35 G m := G r e + R m2 := te r e2 + R te2 R C A := G m = 0.0 b := r e2 + R te2 Ω R C2 R C2 R F2 + R F + R F2 = Ω b A = A Ω m := + b A = Ω

36 A A B B C C D D E E VCC 5V VEE -5V V Vpk khz 0 Q Q2 R 53kΩ C 0uF R2 3kΩ R3.94kΩ R4 0kΩ R5.3kΩ R6.25kΩ R7 26kΩ RL 0kΩ C2 0uF C3 22uF R kΩ VEE -5V VEE -5V VEE -5V VCC 5V VCC 5V Out

The Common-Emitter Amplifier

The Common-Emitter Amplifier c Copyright 2009. W. Marshall Leach, Jr., Professor, Georgia Institute of Technology, School of Electrical and Computer Engineering. The Common-Emitter Amplifier Basic Circuit Fig. shows the circuit diagram

More information

The BJT Differential Amplifier. Basic Circuit. DC Solution

The BJT Differential Amplifier. Basic Circuit. DC Solution c Copyright 010. W. Marshall Leach, Jr., Professor, Georgia Institute of Technology, School of Electrical and Computer Engineering. The BJT Differential Amplifier Basic Circuit Figure 1 shows the circuit

More information

Notes for course EE1.1 Circuit Analysis TOPIC 10 2-PORT CIRCUITS

Notes for course EE1.1 Circuit Analysis TOPIC 10 2-PORT CIRCUITS Objectives: Introduction Notes for course EE1.1 Circuit Analysis 4-5 Re-examination of 1-port sub-circuits Admittance parameters for -port circuits TOPIC 1 -PORT CIRCUITS Gain and port impedance from -port

More information

Operational Amplifiers

Operational Amplifiers Operational Amplifiers A Linear IC circuit Operational Amplifier (op-amp) An op-amp is a high-gain amplifier that has high input impedance and low output impedance. An ideal op-amp has infinite gain and

More information

Homework Assignment 08

Homework Assignment 08 Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance

More information

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013. Final Exam Name: Max: 130 Points Question 1 In the circuit shown, the op-amp is ideal, except for an input bias current I b = 1 na. Further, R F = 10K, R 1 = 100 Ω and C = 1 μf. The switch is opened at

More information

Quick Review. ESE319 Introduction to Microelectronics. and Q1 = Q2, what is the value of V O-dm. If R C1 = R C2. s.t. R C1. Let Q1 = Q2 and R C1

Quick Review. ESE319 Introduction to Microelectronics. and Q1 = Q2, what is the value of V O-dm. If R C1 = R C2. s.t. R C1. Let Q1 = Q2 and R C1 Quick Review If R C1 = R C2 and Q1 = Q2, what is the value of V O-dm? Let Q1 = Q2 and R C1 R C2 s.t. R C1 > R C2, express R C1 & R C2 in terms R C and ΔR C. If V O-dm is the differential output offset

More information

EE105 Fall 2014 Microelectronic Devices and Circuits

EE105 Fall 2014 Microelectronic Devices and Circuits EE05 Fall 204 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 5 Sutardja Dai Hall (SDH) Terminal Gain and I/O Resistances of BJT Amplifiers Emitter (CE) Collector (CC) Base (CB)

More information

Biasing the CE Amplifier

Biasing the CE Amplifier Biasing the CE Amplifier Graphical approach: plot I C as a function of the DC base-emitter voltage (note: normally plot vs. base current, so we must return to Ebers-Moll): I C I S e V BE V th I S e V th

More information

Chapter 5. BJT AC Analysis

Chapter 5. BJT AC Analysis Chapter 5. Outline: The r e transistor model CB, CE & CC AC analysis through r e model common-emitter fixed-bias voltage-divider bias emitter-bias & emitter-follower common-base configuration Transistor

More information

55:041 Electronic Circuits The University of Iowa Fall Final Exam

55:041 Electronic Circuits The University of Iowa Fall Final Exam Final Exam Name: Score Max: 135 Question 1 (1 point unless otherwise noted) a. What is the maximum theoretical efficiency for a class-b amplifier? Answer: 78% b. The abbreviation/term ESR is often encountered

More information

EE 321 Analog Electronics, Fall 2013 Homework #8 solution

EE 321 Analog Electronics, Fall 2013 Homework #8 solution EE 321 Analog Electronics, Fall 2013 Homework #8 solution 5.110. The following table summarizes some of the basic attributes of a number of BJTs of different types, operating as amplifiers under various

More information

Biasing BJTs CHAPTER OBJECTIVES 4.1 INTRODUCTION

Biasing BJTs CHAPTER OBJECTIVES 4.1 INTRODUCTION 4 DC Biasing BJTs CHAPTER OBJECTIVES Be able to determine the dc levels for the variety of important BJT configurations. Understand how to measure the important voltage levels of a BJT transistor configuration

More information

Chapter 2 - DC Biasing - BJTs

Chapter 2 - DC Biasing - BJTs Objectives Chapter 2 - DC Biasing - BJTs To Understand: Concept of Operating point and stability Analyzing Various biasing circuits and their comparison with respect to stability BJT A Review Invented

More information

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION ECE-343 Test 2: Mar 21, 2012 6:00-8:00, Closed Book Name : SOLUTION 1. (25 pts) (a) Draw a circuit diagram for a differential amplifier designed under the following constraints: Use only BJTs. (You may

More information

(Refer Slide Time: 1:41)

(Refer Slide Time: 1:41) Analog Electronic Circuits Professor S. C. Dutta Roy Department of Electrical Engineering Indian Institute of Technology Delhi Lecture no 13 Module no 01 Midband Analysis of CB and CC Amplifiers We are

More information

Chapter 2. - DC Biasing - BJTs

Chapter 2. - DC Biasing - BJTs Chapter 2. - DC Biasing - BJTs Objectives To Understand : Concept of Operating point and stability Analyzing Various biasing circuits and their comparison with respect to stability BJT A Review Invented

More information

UNIT 4 DC EQUIVALENT CIRCUIT AND NETWORK THEOREMS

UNIT 4 DC EQUIVALENT CIRCUIT AND NETWORK THEOREMS UNIT 4 DC EQUIVALENT CIRCUIT AND NETWORK THEOREMS 1.0 Kirchoff s Law Kirchoff s Current Law (KCL) states at any junction in an electric circuit the total current flowing towards that junction is equal

More information

The equivalent model of a certain op amp is shown in the figure given below, where R 1 = 2.8 MΩ, R 2 = 39 Ω, and A =

The equivalent model of a certain op amp is shown in the figure given below, where R 1 = 2.8 MΩ, R 2 = 39 Ω, and A = The equivalent model of a certain op amp is shown in the figure given below, where R 1 = 2.8 MΩ, R 2 = 39 Ω, and A = 10 10 4. Section Break Difficulty: Easy Learning Objective: Understand how real operational

More information

Figure 1: MOSFET symbols.

Figure 1: MOSFET symbols. c Copyright 2008. W. Marshall Leach, Jr., Professor, Georgia Institute of Technology, School of Electrical and Computer Engineering. The MOSFET Device Symbols Whereas the JFET has a diode junction between

More information

ECE3050 Assignment 7

ECE3050 Assignment 7 ECE3050 Assignment 7. Sketch and label the Bode magnitude and phase plots for the transfer functions given. Use loglog scales for the magnitude plots and linear-log scales for the phase plots. On the magnitude

More information

CHAPTER.4: Transistor at low frequencies

CHAPTER.4: Transistor at low frequencies CHAPTER.4: Transistor at low frequencies Introduction Amplification in the AC domain BJT transistor modeling The re Transistor Model The Hybrid equivalent Model Introduction There are three models commonly

More information

Homework Assignment 09

Homework Assignment 09 Homework Assignment 09 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3-dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =

More information

Chapter 13 Small-Signal Modeling and Linear Amplification

Chapter 13 Small-Signal Modeling and Linear Amplification Chapter 13 Small-Signal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 13-1 Chapter Goals Understanding of concepts related to: Transistors

More information

CHAPTER.6 :TRANSISTOR FREQUENCY RESPONSE

CHAPTER.6 :TRANSISTOR FREQUENCY RESPONSE CHAPTER.6 :TRANSISTOR FREQUENCY RESPONSE To understand Decibels, log scale, general frequency considerations of an amplifier. low frequency analysis - Bode plot low frequency response BJT amplifier Miller

More information

Lecture 7: Transistors and Amplifiers

Lecture 7: Transistors and Amplifiers Lecture 7: Transistors and Amplifiers Hybrid Transistor Model for small AC : The previous model for a transistor used one parameter (β, the current gain) to describe the transistor. doesn't explain many

More information

Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati

Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati Module: 2 Bipolar Junction Transistors Lecture-4 Biasing

More information

Microelectronic Circuit Design 4th Edition Errata - Updated 4/4/14

Microelectronic Circuit Design 4th Edition Errata - Updated 4/4/14 Chapter Text # Inside back cover: Triode region equation should not be squared! i D = K n v GS "V TN " v & DS % ( v DS $ 2 ' Page 49, first exercise, second answer: -1.35 x 10 6 cm/s Page 58, last exercise,

More information

PHYS225 Lecture 9. Electronic Circuits

PHYS225 Lecture 9. Electronic Circuits PHYS225 Lecture 9 Electronic Circuits Last lecture Field Effect Transistors Voltage controlled resistor Various FET circuits Switch Source follower Current source Similar to BJT Draws no input current

More information

E1.1 Analysis of Circuits ( ) Revision Lecture 1 1 / 13

E1.1 Analysis of Circuits ( ) Revision Lecture 1 1 / 13 RevisionLecture 1: E1.1 Analysis of Circuits (2014-4530) Revision Lecture 1 1 / 13 Format Question 1 (40%): eight short parts covering the whole syllabus. Questions 2 and 3: single topic questions (answer

More information

1. (50 points, BJT curves & equivalent) For the 2N3904 =(npn) and the 2N3906 =(pnp)

1. (50 points, BJT curves & equivalent) For the 2N3904 =(npn) and the 2N3906 =(pnp) HW 3 1. (50 points, BJT curves & equivalent) For the 2N3904 =(npn) and the 2N3906 =(pnp) a) Obtain in Spice the transistor curves given on the course web page except do in separate plots, one for the npn

More information

EE-201 Review Exam I. 1. The voltage Vx in the circuit below is: (1) 3V (2) 2V (3) -2V (4) 1V (5) -1V (6) None of above

EE-201 Review Exam I. 1. The voltage Vx in the circuit below is: (1) 3V (2) 2V (3) -2V (4) 1V (5) -1V (6) None of above EE-201, Review Probs Test 1 page-1 Spring 98 EE-201 Review Exam I Multiple Choice (5 points each, no partial credit.) 1. The voltage Vx in the circuit below is: (1) 3V (2) 2V (3) -2V (4) 1V (5) -1V (6)

More information

figure shows a pnp transistor biased to operate in the active mode

figure shows a pnp transistor biased to operate in the active mode Lecture 10b EE-215 Electronic Devices and Circuits Asst Prof Muhammad Anis Chaudhary BJT: Device Structure and Physical Operation The pnp Transistor figure shows a pnp transistor biased to operate in the

More information

Midterm Exam (closed book/notes) Tuesday, February 23, 2010

Midterm Exam (closed book/notes) Tuesday, February 23, 2010 University of California, Berkeley Spring 2010 EE 42/100 Prof. A. Niknejad Midterm Exam (closed book/notes) Tuesday, February 23, 2010 Guidelines: Closed book. You may use a calculator. Do not unstaple

More information

D is the voltage difference = (V + - V - ).

D is the voltage difference = (V + - V - ). 1 Operational amplifier is one of the most common electronic building blocks used by engineers. It has two input terminals: V + and V -, and one output terminal Y. It provides a gain A, which is usually

More information

ENGG 225. David Ng. Winter January 9, Circuits, Currents, and Voltages... 5

ENGG 225. David Ng. Winter January 9, Circuits, Currents, and Voltages... 5 ENGG 225 David Ng Winter 2017 Contents 1 January 9, 2017 5 1.1 Circuits, Currents, and Voltages.................... 5 2 January 11, 2017 6 2.1 Ideal Basic Circuit Elements....................... 6 3 January

More information

320-amp-models.tex Page 1 ECE 320. Amplifier Models. ECE Linear Active Circuit Design

320-amp-models.tex Page 1 ECE 320. Amplifier Models. ECE Linear Active Circuit Design 320ampmodels.tex Page 1 ECE 320 Amplifier Models ECE 320 Linear Active Circuit Design 320ampmodels.tex Page 2 2Port Networks A 2port network is any circiut with two pairs of wires connecting to the outside

More information

ESE319 Introduction to Microelectronics Common Emitter BJT Amplifier

ESE319 Introduction to Microelectronics Common Emitter BJT Amplifier Common Emitter BJT Amplifier 1 Adding a signal source to the single power supply bias amplifier R C R 1 R C V CC V CC V B R E R 2 R E Desired effect addition of bias and signal sources Starting point -

More information

ECE 304: Design Issues for Voltage Follower as Output Stage S&S Chapter 14, pp

ECE 304: Design Issues for Voltage Follower as Output Stage S&S Chapter 14, pp ECE 34: Design Issues for oltage Follower as Output Stage S&S Chapter 14, pp. 131133 Introduction The voltage follower provides a good buffer between a differential amplifier and a load in two ways: 1.

More information

Section 1: Common Emitter CE Amplifier Design

Section 1: Common Emitter CE Amplifier Design ECE 3274 BJT amplifier design CE, CE with Ref, and CC. Richard Cooper Section 1: CE amp Re completely bypassed (open Loop) Section 2: CE amp Re partially bypassed (gain controlled). Section 3: CC amp (open

More information

Chapter 5. Department of Mechanical Engineering

Chapter 5. Department of Mechanical Engineering Source Transformation By KVL: V s =ir s + v By KCL: i s =i + v/r p is=v s /R s R s =R p V s /R s =i + v/r s i s =i + v/r p Two circuits have the same terminal voltage and current Source Transformation

More information

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION ECE-343 Test : Feb 0, 00 6:00-8:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z

More information

Problem Set 4 Solutions

Problem Set 4 Solutions University of California, Berkeley Spring 212 EE 42/1 Prof. A. Niknejad Problem Set 4 Solutions Please note that these are merely suggested solutions. Many of these problems can be approached in different

More information

55:041 Electronic Circuits The University of Iowa Fall Exam 2

55:041 Electronic Circuits The University of Iowa Fall Exam 2 Exam 2 Name: Score /60 Question 1 One point unless indicated otherwise. 1. An engineer measures the (step response) rise time of an amplifier as t r = 0.35 μs. Estimate the 3 db bandwidth of the amplifier.

More information

BJT Biasing Cont. & Small Signal Model

BJT Biasing Cont. & Small Signal Model BJT Biasing Cont. & Small Signal Model Conservative Bias Design (1/3, 1/3, 1/3 Rule) Bias Design Example Small-Signal BJT Models Small-Signal Analysis 1 Emitter Feedback Bias Design R B R C V CC R 1 R

More information

ELEC 3908, Physical Electronics, Lecture 19. BJT Base Resistance and Small Signal Modelling

ELEC 3908, Physical Electronics, Lecture 19. BJT Base Resistance and Small Signal Modelling ELEC 3908, Physical Electronics, Lecture 19 BJT Base Resistance and Small Signal Modelling Lecture Outline Lecture 17 derived static (dc) injection model to predict dc currents from terminal voltages This

More information

Transistor Characteristics and A simple BJT Current Mirror

Transistor Characteristics and A simple BJT Current Mirror Transistor Characteristics and A simple BJT Current Mirror Current-oltage (I-) Characteristics Device Under Test DUT i v T T 1 R X R X T for test Independent variable on horizontal axis Could force current

More information

Homework 3 Solution. Due Friday (5pm), Feb. 14, 2013

Homework 3 Solution. Due Friday (5pm), Feb. 14, 2013 University of California, Berkeley Spring 2013 EE 42/100 Prof. K. Pister Homework 3 Solution Due Friday (5pm), Feb. 14, 2013 Please turn the homework in to the drop box located next to 125 Cory Hall (labeled

More information

Electronic Circuits Summary

Electronic Circuits Summary Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent

More information

Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.

Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D. Page 1 of 3 ELEC 312: ELECTRONICS II : ASSIGNMENT-3 Department of Electrical and Computer Engineering Winter 2012 1. A common-emitter amplifier that can be represented by the following equivalent circuit,

More information

Designing Information Devices and Systems I Fall 2018 Lecture Notes Note Introduction: Op-amps in Negative Feedback

Designing Information Devices and Systems I Fall 2018 Lecture Notes Note Introduction: Op-amps in Negative Feedback EECS 16A Designing Information Devices and Systems I Fall 2018 Lecture Notes Note 18 18.1 Introduction: Op-amps in Negative Feedback In the last note, we saw that can use an op-amp as a comparator. However,

More information

CE/CS Amplifier Response at High Frequencies

CE/CS Amplifier Response at High Frequencies .. CE/CS Amplifier Response at High Frequencies INEL 4202 - Manuel Toledo August 20, 2012 INEL 4202 - Manuel Toledo CE/CS High Frequency Analysis 1/ 24 Outline.1 High Frequency Models.2 Simplified Method.3

More information

Lecture 37: Frequency response. Context

Lecture 37: Frequency response. Context EECS 05 Spring 004, Lecture 37 Lecture 37: Frequency response Prof J. S. Smith EECS 05 Spring 004, Lecture 37 Context We will figure out more of the design parameters for the amplifier we looked at in

More information

DC Biasing. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15-Mar / 59

DC Biasing. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15-Mar / 59 Contents Three States of Operation BJT DC Analysis Fixed-Bias Circuit Emitter-Stabilized Bias Circuit Voltage Divider Bias Circuit DC Bias with Voltage Feedback Various Dierent Bias Circuits pnp Transistors

More information

I. Frequency Response of Voltage Amplifiers

I. Frequency Response of Voltage Amplifiers I. Frequency Response of Voltage Amplifiers A. Common-Emitter Amplifier: V i SUP i OUT R S V BIAS R L v OUT V Operating Point analysis: 0, R s 0, r o --->, r oc --->, R L ---> Find V BIAS such that I C

More information

Lecture Notes on DC Network Theory

Lecture Notes on DC Network Theory Federal University, Ndufu-Alike, Ikwo Department of Electrical/Electronics and Computer Engineering (ECE) Faculty of Engineering and Technology Lecture Notes on DC Network Theory Harmattan Semester by

More information

QUIZ 1 SOLUTION. One way of labeling voltages and currents is shown below.

QUIZ 1 SOLUTION. One way of labeling voltages and currents is shown below. F 14 1250 QUIZ 1 SOLUTION EX: Find the numerical value of v 2 in the circuit below. Show all work. SOL'N: One method of solution is to use Kirchhoff's and Ohm's laws. The first step in this approach is

More information

Electronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory

Electronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory Electronic Circuits Prof. Dr. Qiuting Huang 6. Transimpedance Amplifiers, Voltage Regulators, Logarithmic Amplifiers, Anti-Logarithmic Amplifiers Transimpedance Amplifiers Sensing an input current ii in

More information

ELECTRONIC SYSTEMS. Basic operational amplifier circuits. Electronic Systems - C3 13/05/ DDC Storey 1

ELECTRONIC SYSTEMS. Basic operational amplifier circuits. Electronic Systems - C3 13/05/ DDC Storey 1 Electronic Systems C3 3/05/2009 Politecnico di Torino ICT school Lesson C3 ELECTONIC SYSTEMS C OPEATIONAL AMPLIFIES C.3 Op Amp circuits» Application examples» Analysis of amplifier circuits» Single and

More information

Notes for course EE1.1 Circuit Analysis TOPIC 3 CIRCUIT ANALYSIS USING SUB-CIRCUITS

Notes for course EE1.1 Circuit Analysis TOPIC 3 CIRCUIT ANALYSIS USING SUB-CIRCUITS Notes for course EE1.1 Circuit Analysis 2004-05 TOPIC 3 CIRCUIT ANALYSIS USING SUB-CIRCUITS OBJECTIVES 1) To introduce the Source Transformation 2) To consider the concepts of Linearity and Superposition

More information

Bipolar Junction Transistor (BJT) - Introduction

Bipolar Junction Transistor (BJT) - Introduction Bipolar Junction Transistor (BJT) - Introduction It was found in 1948 at the Bell Telephone Laboratories. It is a three terminal device and has three semiconductor regions. It can be used in signal amplification

More information

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices Electronic Circuits 1 Transistor Devices Contents BJT and FET Characteristics Operations 1 What is a transistor? Three-terminal device whose voltage-current relationship is controlled by a third voltage

More information

Ver 3537 E1.1 Analysis of Circuits (2014) E1.1 Circuit Analysis. Problem Sheet 1 (Lectures 1 & 2)

Ver 3537 E1.1 Analysis of Circuits (2014) E1.1 Circuit Analysis. Problem Sheet 1 (Lectures 1 & 2) Ver 3537 E. Analysis of Circuits () Key: [A]= easy... [E]=hard E. Circuit Analysis Problem Sheet (Lectures & ). [A] One of the following circuits is a series circuit and the other is a parallel circuit.

More information

CHAPTER FOUR CIRCUIT THEOREMS

CHAPTER FOUR CIRCUIT THEOREMS 4.1 INTRODUCTION CHAPTER FOUR CIRCUIT THEOREMS The growth in areas of application of electric circuits has led to an evolution from simple to complex circuits. To handle the complexity, engineers over

More information

CHAPTER 7 - CD COMPANION

CHAPTER 7 - CD COMPANION Chapter 7 - CD companion 1 CHAPTER 7 - CD COMPANION CD-7.2 Biasing of Single-Stage Amplifiers This companion section to the text contains detailed treatments of biasing circuits for both bipolar and field-effect

More information

The Approximating Impedance

The Approximating Impedance Georgia Institute of Technology School of Electrical and Computer Engineering ECE 4435 Op Amp Design Laboratory Fall 005 DesignProject,Part A White Noise and Pink Noise Generator The following explains

More information

ENGN3227 Analogue Electronics. Problem Sets V1.0. Dr. Salman Durrani

ENGN3227 Analogue Electronics. Problem Sets V1.0. Dr. Salman Durrani ENGN3227 Analogue Electronics Problem Sets V1.0 Dr. Salman Durrani November 2006 Copyright c 2006 by Salman Durrani. Problem Set List 1. Op-amp Circuits 2. Differential Amplifiers 3. Comparator Circuits

More information

Small-Signal Midfrequency BJT Amplifiers

Small-Signal Midfrequency BJT Amplifiers Small-Signal Midfrequency JT Amplifiers 6.. INTRODUTION For sufficiently small emitter-collector voltage and current excursions about the quiescent point (small signals), the JT is considered linear; it

More information

Control Systems (CS)

Control Systems (CS) Control Systems (CS) Lecture-0- Signal Flow raphs Dr. Imtiaz ussain Associate Professor Mehran University of Engineering & Technology Jamshoro, Pakistan email: imtiaz.hussain@faculty.muet.edu.pk URL :http://imtiazhussainkalwar.weebly.com/

More information

Electronics II. Midterm #1

Electronics II. Midterm #1 The University of Toledo EECS:3400 Electronics I su3ms_elct7.fm Section Electronics II Midterm # Problems Points. 5. 6 3. 9 Total 0 Was the exam fair? yes no The University of Toledo su3ms_elct7.fm Problem

More information

ESE319 Introduction to Microelectronics. Output Stages

ESE319 Introduction to Microelectronics. Output Stages Output Stages Power amplifier classification Class A amplifier circuits Class A Power conversion efficiency Class B amplifier circuits Class B Power conversion efficiency Class AB amplifier circuits Class

More information

Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.

Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5. Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.2 pp. 232-242 Two-stage op-amp Analysis Strategy Recognize

More information

Electronics II. Midterm II

Electronics II. Midterm II The University of Toledo su7ms_elct7.fm - Electronics II Midterm II Problems Points. 7. 7 3. 6 Total 0 Was the exam fair? yes no The University of Toledo su7ms_elct7.fm - Problem 7 points Equation (-)

More information

Circle the one best answer for each question. Five points per question.

Circle the one best answer for each question. Five points per question. ID # NAME EE-255 EXAM 3 November 8, 2001 Instructor (circle one) Talavage Gray This exam consists of 16 multiple choice questions and one workout problem. Record all answers to the multiple choice questions

More information

Electronic Devices and Circuits Lecture 18 - Single Transistor Amplifier Stages - Outline Announcements. Notes on Single Transistor Amplifiers

Electronic Devices and Circuits Lecture 18 - Single Transistor Amplifier Stages - Outline Announcements. Notes on Single Transistor Amplifiers 6.012 Electronic Devices and Circuits Lecture 18 Single Transistor Amplifier Stages Outline Announcements Handouts Lecture Outline and Summary Notes on Single Transistor Amplifiers Exam 2 Wednesday night,

More information

KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 4 DC BIASING BJTS (CONT D II )

KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 4 DC BIASING BJTS (CONT D II ) KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 4 DC BIASING BJTS (CONT D II ) Most of the content is from the textbook: Electronic devices and circuit theory,

More information

Mod. Sim. Dyn. Sys. Amplifiers page 1

Mod. Sim. Dyn. Sys. Amplifiers page 1 AMPLIFIERS A circuit containing only capacitors, amplifiers (transistors) and resistors may resonate. A circuit containing only capacitors and resistors may not. Why does amplification permit resonance

More information

Input Stage. V IC(max) V BE1. V CE 5(sat ) V IC(min) = V CC +V BE 3 = V EE. + V CE1(sat )

Input Stage. V IC(max) V BE1. V CE 5(sat ) V IC(min) = V CC +V BE 3 = V EE. + V CE1(sat ) BJT OPAMPs Input Stage The input stage is similar to MOS design. Take a pnp input stage (Q1- Q2) with npn current mirror load (Q3- Q4) and a pnp tail current source (Q5). Then, V IC(max) = V CC V BE1 V

More information

Chapter 10 Sinusoidal Steady State Analysis Chapter Objectives:

Chapter 10 Sinusoidal Steady State Analysis Chapter Objectives: Chapter 10 Sinusoidal Steady State Analysis Chapter Objectives: Apply previously learn circuit techniques to sinusoidal steady-state analysis. Learn how to apply nodal and mesh analysis in the frequency

More information

EE 321 Analog Electronics, Fall 2013 Homework #3 solution

EE 321 Analog Electronics, Fall 2013 Homework #3 solution EE 32 Analog Electronics, Fall 203 Homework #3 solution 2.47. (a) Use superposition to show that the output of the circuit in Fig. P2.47 is given by + [ Rf v N + R f v N2 +... + R ] f v Nn R N R N2 R [

More information

A two-port network is an electrical network with two separate ports

A two-port network is an electrical network with two separate ports 5.1 Introduction A two-port network is an electrical network with two separate ports for input and output. Fig(a) Single Port Network Fig(b) Two Port Network There are several reasons why we should study

More information

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution ECE-342 Test 3: Nov 30, 2010 6:00-8:00, Closed Book Name : Solution All solutions must provide units as appropriate. Unless otherwise stated, assume T = 300 K. 1. (25 pts) Consider the amplifier shown

More information

TWO-PORT NETWORKS. Enhancing Your Career. Research is to see what everybody else has seen, and think what nobody has thought.

TWO-PORT NETWORKS. Enhancing Your Career. Research is to see what everybody else has seen, and think what nobody has thought. C H A P T E R TWO-PORT NETWORKS 8 Research is to see what everybody else has seen, and think what nobody has thought. Albert Szent-Gyorgyi Enhancing Your Career Career in Education While two thirds of

More information

ID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom

ID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom ID # NAME EE-255 EXAM 3 April 7, 1998 Instructor (circle one) Ogborn Lundstrom This exam consists of 20 multiple choice questions. Record all answers on this page, but you must turn in the entire exam.

More information

(Refer Slide Time: 1:49)

(Refer Slide Time: 1:49) Analog Electronic Circuits Professor S. C. Dutta Roy Department of Electrical Engineering Indian Institute of Technology Delhi Lecture no 14 Module no 01 Midband analysis of FET Amplifiers (Refer Slide

More information

CURRENT SOURCES EXAMPLE 1 Find the source voltage Vs and the current I1 for the circuit shown below SOURCE CONVERSIONS

CURRENT SOURCES EXAMPLE 1 Find the source voltage Vs and the current I1 for the circuit shown below SOURCE CONVERSIONS CURRENT SOURCES EXAMPLE 1 Find the source voltage Vs and the current I1 for the circuit shown below EXAMPLE 2 Find the source voltage Vs and the current I1 for the circuit shown below SOURCE CONVERSIONS

More information

OPAMPs I: The Ideal Case

OPAMPs I: The Ideal Case I: The Ideal Case The basic composition of an operational amplifier (OPAMP) includes a high gain differential amplifier, followed by a second high gain amplifier, followed by a unity gain, low impedance,

More information

Mod. Sim. Dyn. Sys. Amplifiers page 1

Mod. Sim. Dyn. Sys. Amplifiers page 1 AMPLIFIERS A circuit containing only capacitors, amplifiers (transistors) and resistors may resonate. A circuit containing only capacitors and resistors may not. Why does amplification permit resonance

More information

BJT Biasing Cont. & Small Signal Model

BJT Biasing Cont. & Small Signal Model BJT Biasing Cont. & Small Signal Model Conservative Bias Design Bias Design Example Small Signal BJT Models Small Signal Analysis 1 Emitter Feedback Bias Design Voltage bias circuit Single power supply

More information

The current source. The Active Current Source

The current source. The Active Current Source V ref + - The current source Minimum noise euals: Thevenin Norton = V ref DC current through resistor gives an increase of /f noise (granular structure) Accuracy of source also determined by the accuracy

More information

E40M Review - Part 1

E40M Review - Part 1 E40M Review Part 1 Topics in Part 1 (Today): KCL, KVL, Power Devices: V and I sources, R Nodal Analysis. Superposition Devices: Diodes, C, L Time Domain Diode, C, L Circuits Topics in Part 2 (Wed): MOSFETs,

More information

Bipolar junction transistors

Bipolar junction transistors Bipolar junction transistors Find parameters of te BJT in CE configuration at BQ 40 µa and CBQ V. nput caracteristic B / µa 40 0 00 80 60 40 0 0 0, 0,5 0,3 0,35 0,4 BE / V Output caracteristics C / ma

More information

SOME USEFUL NETWORK THEOREMS

SOME USEFUL NETWORK THEOREMS APPENDIX D SOME USEFUL NETWORK THEOREMS Introduction In this appendix we review three network theorems that are useful in simplifying the analysis of electronic circuits: Thévenin s theorem Norton s theorem

More information

Electronics II. Final Examination

Electronics II. Final Examination The University of Toledo f17fs_elct27.fm 1 Electronics II Final Examination Problems Points 1. 11 2. 14 3. 15 Total 40 Was the exam fair? yes no The University of Toledo f17fs_elct27.fm 2 Problem 1 11

More information

DEPARTMENT OF COMPUTER ENGINEERING UNIVERSITY OF LAHORE

DEPARTMENT OF COMPUTER ENGINEERING UNIVERSITY OF LAHORE DEPARTMENT OF COMPUTER ENGINEERING UNIVERSITY OF LAHORE NAME. Section 1 2 3 UNIVERSITY OF LAHORE Department of Computer engineering Linear Circuit Analysis Laboratory Manual 2 Compiled by Engr. Ahmad Bilal

More information

University of Pittsburgh

University of Pittsburgh University of Pittsburgh Experiment #8 Lab Report The Bipolar Junction Transistor: Characteristics and Models Submission Date: 11/6/2017 Instructors: Dr. Minhee Yun John Erickson Yanhao Du Submitted By:

More information

At point G V = = = = = = RB B B. IN RB f

At point G V = = = = = = RB B B. IN RB f Common Emitter At point G CE RC 0. 4 12 0. 4 116. I C RC 116. R 1k C 116. ma I IC 116. ma β 100 F 116µ A I R ( 116µ A)( 20kΩ) 2. 3 R + 2. 3 + 0. 7 30. IN R f Gain in Constant Current Region I I I C F

More information

EE100Su08 Lecture #9 (July 16 th 2008)

EE100Su08 Lecture #9 (July 16 th 2008) EE100Su08 Lecture #9 (July 16 th 2008) Outline HW #1s and Midterm #1 returned today Midterm #1 notes HW #1 and Midterm #1 regrade deadline: Wednesday, July 23 rd 2008, 5:00 pm PST. Procedure: HW #1: Bart

More information

EE1-01 IMPERIAL COLLEGE LONDON DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING EXAMINATIONS 2013 ANALYSIS OF CIRCUITS. Tuesday, 28 May 10:00 am

EE1-01 IMPERIAL COLLEGE LONDON DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING EXAMINATIONS 2013 ANALYSIS OF CIRCUITS. Tuesday, 28 May 10:00 am EE1-01 IMPERIAL COLLEGE LONDON DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING EXAMINATIONS 2013 ExamHeader: EEE/EIE PART I: MEng, Beng and ACGI ANALYSIS OF CIRCUITS Tuesday, 28 May 10:00 am Time allowed:

More information

Homework Assignment 11

Homework Assignment 11 Homework Assignment Question State and then explain in 2 3 sentences, the advantage of switched capacitor filters compared to continuous-time active filters. (3 points) Continuous time filters use resistors

More information