Si Nanowire FET Modeling and Technology
|
|
- Lesley Nicholson
- 5 years ago
- Views:
Transcription
1 Si Nanowire FET Modeling and Technology November 8, Peking University H. Iwai Tokyo Inst. Tech. 1
2 First Computer Eniac: made of huge number of vacuum tubes 1946 Big size, huge power, short life time filament dreamed of replacing vacuum tube with solid state device Today's pocket PC made of semiconductor has much higher performance with extremely low power consumption 2
3 Downsizing of the components has been the driving force for circuit evolution Vacuum Transistor IC LSI ULSI Tube 10 cm cm mm 10 µm 100 nm 10-1 m 10-2 m 10-3 m 10-5 m 10-7 m In 100 years, the size reduced by one million times. There have been many devices from stone age. We have never experienced such a tremendous reduction of devices in human history. 3
4 Scaling Method: by R. Dennard in S 1 Wdep 1 1 D Wdep: Space Charge Region (or Depletion Region) Width Wdep has to be suppressed Otherwise, large leakage between S and D I Leakage current K=0.7 for example K K Wdep Potential in space charge region is high, and thus, electrons in source are attracted to the space charge region. X, Y, Z : K, V : K, Na : 1/K K Wdep V/Na : K I K 0 0 K V 0 0 V 1 By the scaling, Wdep is suppressed in proportion, and thus, leakage can be suppressed. Good scaled I-V characteristics I : K 4 4
5 Downscaling merit: Beautiful! Geometry & Supply voltage L g, W g T ox, V dd K Scaling K : K=0.7 for example Drive current in saturation I d K I d = v sat W g C o (V g V th ) C o : gate C per unit area W g (t 1 ox )(V g V th )= W g t 1 ox (V g V th )= KK 1 K=K I d per unit W g I d /µm 1 I d per unit W g = I d / W g = 1 Gate capacitance C g K C g = ε o ε ox L g W g /t ox KK/K = K Switching speed τ K τ= C g V dd /I d KK/K= K Clock frequency f 1/K f = 1/τ = 1/K Chip area A chip α α: Scaling factor In the past, α>1 for most cases Integration (# of Tr) N α/k 2 N α/k 2 = 1/K 2, when α=1 Power per chip P α fncv 2 /2 K 1 (αk 2 )K (K 1 ) 2 = α = 1, when α=1 5 5
6 k= 0.7 and α =1 Single MOFET Vdd 0.7 Lg 0.7 Id 0.7 Cg 0.7 P (Power)/Clock 0.73 = 0.34 τ (Switching time) 0.7 Chip N (# of Tr) 1/0.7 2 = 2 f (Clock) 1/0.7 = 1.4 P (Power) 1 k= =0.5 and α =1 Vdd 0.5 Lg 0.5 Id 0.5 Cg 0.5 P (Power)/Clock = τ (Switching time) 0.5 N (# of Tr) 1/0.5 2 = 4 f (Clock) 1/0.5 = 2 P (Power) 1 6 6
7 Integrated Circuits Technologies are still very important for Green or power saving! 1. Green by Integrated Circuits Power saving by Microprocessor control for all the human systems 2. Green of Integrated Circuits Power saving of Integrated Circuits by Down Scaling of MOSFETs in PC, Data Center, Router, etc.
8 Down scaling is the most effective way of Power saving. It has been always discussed about the limit of downscaling, but the down scaling of MOSFETs is still possible for another 10 or 20 years! 3 important technological items for DS. 1. Thinning of high-k beyond 0.5 nm 2. Metal S/D 3. Si-Nanowire FET
9 Question: How far we can go with downscaling?
10 Many people wanted to say about the limit. Past predictions were not correct!! Period Expected Cause limit(size) Late 1970 s 1µm: SCE Early 1980 s 0.5µm: S/D resistance Early 1980 s 0.25µm: Direct tunneling of gate SiO 2 Late 1980 s 0.1µm: 0.1µm brick wall (various) nm: Red brick wall (various) nm: Fundamental? 10
11 Historically, many predictions of the limit of downsizing. VLSI text book written 1979 predict that 0.25 micrometer would be the limit because of directtunneling current through the very thin gate oxide.
12 VLSI textbook Finally, there appears to be a fundamental limit 10 of approximately quarter micron channel length, where certain physical effects such as the tunneling through the gate oxide... begin to make the devices of smaller dimension unworkable. 12
13 Direct tunneling effect Gate Electrode Wave function Gate Oxide Potential Barrier Si Substrate Direct tunneling current Gate Oxide G S D Direct tunneling leakage current start to flow when the thickness is 3 nm. 13
14 Gate electrode Lg Gate oxide Si substrate S MOSFETs with 1.5 nm gate oxide G D Direct tunneling leakage was found to be OK! In 1994! Lg = 10 µm Lg = 5 µm Lg = 1.0 µm Lg = 0.1µm 0.03 Vg = 2.0V Vg = 2.0V 0.3 Vg = 2.0V 1.2 Vg = 2.0V 1.5 V 1.5 V 1.5 V 1.5 V Id (ma / m) V 0.5 V 0.0 V V 0.5 V 0.0 V V 0.5 V 0.0 V V 0.5 V 0.0 V Vd (V) Vd (V) Vd (V) Vd (V) 14
15 S G Ig Gate leakage: Ig Gate Area Gate length (Lg) D Id Drain current: Id 1/Gate length (Lg) Lg small, Then, Ig small, Id large, Thus, Ig/Id very small Lg = 10 µm Lg = 5 µm Lg = 1.0 µm Lg = 0.1µm 0.03 Vg = 2.0V Id Id (ma / m) V 1.0 V 0.5 V 0.0 V Vg = 2.0V 1.5 V 1.0 V 0.5 V 0.0 V Vg = 2.0V 1.5 V 1.0 V 0.5 V 0.0 V Vg = 2.0V 1.5 V 1.0 V 0.5 V 0.0 V Vd (V) Vd (V) Vd (V) Vd (V)
16 5 nm gate length CMOS Is a Real Nano Device!! 5nm Length of 18 Si atoms H. Wakabayashi et.al, NEC IEDM,
17 Predicted limit now Tunneling distance 3 nm S D MOSFET operation Lg = 3 nm? Ultimate Limit Atom distance 0.3 nm Below this, no one knows future! 17
18 ITRS expect Lg less than 10nm 2009 ITRS Technology Trend: MPU gate length MPU physical gate length
19 How far can we go? Past µm 6µm 4µm 3µm 2µm 1.2µm 0.8µm 0.5µm 0.35µm 0.25µm 180nm 130nm 90nm 65nm 45nm Future 0.7 times per 3 years In 40 years: 15 generations, Size 1/200, Area 1/40,000 Now 32nm 22nm 16nm 11.5 nm 8nm 5.5nm? 4nm? 2.9 nm? At least 5,6 generations, for 15 ~ 20 years Hopefully 8 generations, for 30 years
20 CMOS scaling is the mainstream /JEITA
21 ITRS Vdd (V) Vdd stay high update 2003, 2005, up (bulk) 2008up (UTB) 2008up (DG) (bulk) 2007 (UTB) 2007 (DG) 2005 (bulk) (UTB) 2005 (DG) Year 2008 for HP Logic 21 EOT (nm) ITRS EOT limit = 0.5 nm? 2008up (bulk) 2008up (UTB) 2008up (DG) 2007 (bulk) 2007 (UTB) 2007 (DG) 2005 (bulk) 2005 (UTB) 2005 (DG) 2003 (bulk) Year Is 0.5nm real limit? Delay Saturation
22 Scaling of high beyond 0.5 nm is important Power of FET = CV 2 /2 D 3 (=L 3 ) Problems SCE Variation in Vth Increase in Off-leakage current σvth Normalized σvth Solution ITRS2007
23 Direct contact of high k to Si Power per MOSFET (P) (Scaling) P L g 3 For the past 45 years SiO2 and SiON For gate insulator Today EOT=1.0nm EOT Limit 0.7~0.8 nm One order of Magnitude 45nm node L g =22nm EOT=0.5nm Metal SiO 2 /SiON Si Metal HfO nm SiO 2 /SiON Si Introduction of High-k Still SiO2 or SiON Is used at Si interface Metal High-k Si Direct Contact Of high-k and Si SiO2/SiON interfacial layer Direct contact High-k/Si EOT can be reduced further beyond 0.5 nm by using direct contact to Si By choosing appropriate materials and processes. Now Year 23
24 Cluster tool for high-k thin film deposition Preparation Room Sputter for metal 5 different target Robot room E-Beam Evaporation 8 different target Flash Lamp Anneal Micro to mille-seconds
25 Challenge to ~0.3nm EOT<0.5nm with Gain in Drive Current (a) EOT=0.37nm (b) EOT=0.43nm (c) EOT=0.48nm V th =-0.04V V th =-0.03V V th =-0.02V insufficient compensation region Drain 0.4 voltage (V) 0.2 Drain 0.4 voltage (V) Drain voltage (V) (ma)3.5 Drain current W/L=2.5/50µm W/L=50/2.5µm PMA 300 o C (30min) 4%up 14%up 14% of I d increase is observed even at saturation region EOT below 0.4nm is still useful for scaling 25 1
26 Si Nanowire FET 26
27 Because of off-leakage control, Planar Nanowire S Wdep 1 D Leakage current Source Gate Drain Planar FET Fin FET Nanowire FET
28 Nanowire FET Multiple Gate (Fin)FET Nanowire FET ITRS 2009 Bulk Fin Nanowire Bulk or SOI Fin Si Si Nanowire
29 Si nanowire FET as a strong candidate 1. Compatibility with current CMOS process 2. Good controllability of I OFF S Leakage current Wdep 1 D cut-off Off 3. High drive current source Drain Gate:OFF Gate: OFF drain Source 1D ballistic conduction Multi quantum Channel E Quantum channel Quantum channel Quantum channel k Quantum channel High integration of wires 29
30 Ioff (na/um) Off Current DG ITRS (Bulk) ITRS (SOI) ITRS (DG) dia~10nm bulk FinFET SiNWFET GeNWFET ITRS(Planer) ITRS(SOI) ITRS(DG) 10 Bulk Si Nanowire dia~3nm Ion (ua/um) 30
31 Increase the Number of quantum channels By Prof. Shiraishi of Tsukuba univ. 4 channels can be used Eg Eg Energy band of Bulk Si Energy band of 3 x 3 Si wire 31
32 Maximum number of wires per 1 µm Front gate type MOS 165 wires /µm 6nm 6nm pitch By nano-imprint method Metal gate electrode(10nm) Surrounded gate type MOS 33 wires/µm 30nm High-k gate insulator (4nm) Si Nano wire (Diameter 2nm) 30nm pitch: EUV lithograpy Surrounded gate MOS 32
33 Si/Si 0.8 Ge 0.2 superlattice epitaxy on SOI SiN HM SiN SiGe Si SiGe Si SiGe Si BOX Device fabrication Anisotropic etching of these layers BOX Isotropic etching of SiGe BOX ( ) The NW diameter is controllable down to 5 nm by self limited oxidation. Gate depositions HfO 2 (3nm) TiN (10nm) Poly-Si (200nm) Gate Gate etching Gate S/D implantation Spacer formation Activation anneal Salicidation Standard Back-End of-line Process BOX BOX Process Details : C. Dupre et al., IEDM Tech. Dig., p.749,
34 3D-stacked Si NWs with Hi-k/MG Top view Cross-section SiN HM Source Gate Drain 500 nm <110> Wire direction : <110> 50 NWs in parallel 3 levels vertically-stacked Total array of 150 wires EOT ~2.6 nm 50nm NWs BOX 8
35 SiNW Band structure calculation
36 Cross section of Si NW First principal calculation, D=1.96nm D=1.94nm D=1.93nm [001] [011] [111]
37 Si nanowire FET with 1D Transport Orientation [001] [011] [111] Diameter (nm) Energy (ev) 0-1 G Z G Z G Wave Number (a) Orientation Diameter (nm) 1 Energy (ev) 0 0 [001] [011] [111] G Z G Z G Wave Number (b) Z Z Small mass with [011] Large number of quantum channels with [001]
38 Atomic models of a Si quantum dot and Si nanowires 6.6 nm diameter SiQD 8651 atoms 20 nm diameter Si(100)NW 8941 atoms 10 nm diameter Si(100)NW 2341 atoms
39 RSDFT suitable for parallel first-principles calculation - Real-Space Finite-Difference Higher-order finite difference pseudopotential method Sparse Matrix J. R. Chelikowsky et al., Phys. Rev. B, (1994) FFT free (FFT is inevitable in the conventional plane-wave code) MPI ( Message Passing Interface ) library Kohn-Sham eq. (finite-difference) 3D grid is divided by several regions for parallel computation. 1 2 [ ]( r PP + v ) ˆ ( r ) ( r ) ( r s ρ + v nloc φn = ε nφn ) 2 CPU6 CPU7 CPU8 Higher-order finite difference n m n x ψ ψ m= 6 ( x, y, z) C ( x+ m x, y, z) CPU3 CPU4 CPU5 MPI_ISEND, MPI_IRECV CPU0 CPU1 CPU2 Integration Mesh ψ () rψ () r dr ψ ( r) ψ ( r) x y z m n m i n i i= 1 MPI_ALLREDUCE
40 Massively Parallel Computing Based on the finite-difference pseudopotential method (J. R. Chelikowsky et al., PRB1994) Highly tuned for massively parallel computers with our recently developed code RSDFT Iwata et al, J. Comp. Phys., to be published Real-Space Density-Functional Theory code (RSDFT) Computations are done on a massively-parallel cluster PACS-CS at University of Tsukuba. (Theoretical Peak Performance = 5.6GFLOPS/node) e.g.) The system over 10,000 atoms Si H 1996 (7.6 nm diameter Si dot) Convergence behavior for Si H 1996 Grid points = 3,402,059 Bands = 22,432 Computational Time (with 1024 nodes of PACS-CS 6781 sec. 60 iteration step = 113 hour
41 (ev) (ev) Band Structure and DOS of Si(100)NWs (D=1nm, 4nm, and 8nm) D=1nm D=4nm (ev) (ev) (ev) (ev) D=8nm DOS ( States / ev atom ) (ev) DOS ( States / ev atom ) (ev) DOS ( States / ev atom ) (ev) D=1 nm Si21H20 41 atoms) KS band gap=2.60ev D = 4 nm Si341H atoms) KS band gap = 0.81eV D=8 nm Si1361H164 (1525 atoms) KS band gap=0.61ev KS band gap of bulk (LDA) = 0.53eV
42 Band structure of 8-nm-diameter Si nanowire near the CBM KS band gap = ev (@Γ) Each band is 4-dgenerate. (ev) mev (96 mev) 23 mev (24 mev) kx kz ky kx Effective mass equation 2 h 2m * t x y h 2m * l z 2 2 Φ( r) = ( ε ε CBM ) Φ( r) The band structure can be understood that electrons near the CBM in the bulk Si are Confined within a cylindrical geometry.
43 Si nano wire with surface roughness Si12822H1544 Top View Side View Si12822H ,366 atoms 10nm diameter 3.3nm height (100) Grid spacing 0.45Å (~14Ry) # of grid points 4,718,592 # of bands 29,024 Memory 1,022GB 2,044GB
44 SiNW Band compact model
45 Landauer Formalism for Ballistic FET Q f Q b Energy µ S E 2max µ D E 2min E 2min O x max x min x qv D E 1 µ D E 0 µ S k Q b Q f I D = G 0 kbt q i g i From x max to x min 1+ exp[ ( µ ] S Ei0) / kbt ln 1+ exp[ ( µ E ) / k T ] D i0 B
46 IV Characteristics of Ballistic SiNW FET V g -V t =1.0 V 0.7 V 0.3 V T=1K T=300K 0.05 V Small temperature dependency 35µA/wire for 4 quantum channels
47 Model of Carrier Scattering Linear Potential Approx. Electric Field E F(0) Elastic Backscatt. Elastic Backscatt. Optical Phonon Emission ε~k B T Source Transmission Probability to Drain G(0) 0 V(x) Channel Initial Elastic Zone T ( ε ) = x 0 F(0) G(0) F(0) Optical Phonon ε * Optical Phonon Emission Zone Injection from Drain= 0 Transmission Probability : T i x To Drain
48 Résumé of the Compact Model q I = gi [ f( ε, µ s) f( ε, µ D) ] Td i ε π h ( V G µ S V ) α t i µ 0 = q Q f + Q C (Electrostatics requirement) G b. µ S µ D = C qv G D = ln C G 2π ε ox 2r + tox + 2r + t ox 2π ε ox = r + t ln r ox t t ox ox.. Planar Gate GAA 0 q dk 1 1 Q + Q = g T( ε ( k)) dk f b π i ( ) ( ) ( ) i i i ε i k µ S ε i k µ S ε i k µ D 1+ exp 1 exp 1 exp + + kt B kt B kt B T ( ε ) = ( ) 2DqE 0 qex0 + ε B0 + D0 + D0 qe+ 2mD0B0ln ε (Carrier distribution in Subbands) Unknowns are I D, (µ S -µ 0 ), (µ D -µ 0 ), (Q f +Q b )
49 I-V D Characteritics (RT) Electric current 25 µa No satruration at Large V D
50 SiNW FET Fabrication
51 SiNW FET Fabrication S/D & Fin Patterning Sacrificial Oxidation 30nm Oixde etch back 30nm SiN sidewall support formation 30nm Gate Oxidation & Poly-Si Deposition Gate Lithography & RIE Etching Gate Sidewall Formation Ni SALISIDE Process (Ni 9nm / TiN 10nm) Backend Standard recipe for gate stack formation
52 (a) SEM image of Si NW FET (Lg = 200nm) (b) high magnification observation of gate and its sidewall. 52
53 Fabricated SiNW FET SiNW SiN support SiN Nanowire Poly-Si 30nm
54 Recent results to be presented by ESSDERC 2010 next week in Sevile Wire cross-section: 20 nm X 10 nm 7.E E E E E E E E+00 (µa)70 Drain Current (a) V g -V th =1.0 V 0.8 V 0.6 V V g -V th = -1.0 V 0.4 V 0.2 V Drain Voltage (V) On/Off> uA/wire 1.E-03 1.E E E E E E E E E Drain Current (A) (b) V d =-1V V d =-50mV pfet nfet Gate Voltage (V) L g =65nm, T ox =3nm V d =1V V d =50mV
55 Bench Mark I ON (µa / wire) nmos pmos (34) (13) (10) 102µA (16) (12) (13x20) (8) (8) (10) (10x20) (9x14) (12) (12x19) (12) (12x19) (10) V DD : 1.0~1.5 V (5) (5) (10) (10) (3) (3) (30) (19) Gate Length (nm) Our Work
56 Bench Mark This work Ref[11] Ref[12] Ref[13] Ref[14] Ref[15] Ref[4] NW Cross-section (nm) Rect. Rect. Rect. Cir. Cir. Elliptical Elliptical NW Size (nm) 10x20 10x x20 Lg (nm) EOT or Tox (nm) Vdd (V) Ion(uA) per wire Ion(uA/um) by dia Ion(uA/um) by cir SS (mv/dec.) ~75 85 DIBL (mv/v) Ion/Ioff ~1E6 >1E6 >1E5 ~1E6 >1E7 >1E7 ~2E5 Ref[11] by Stmicro Lg=25nm,Tox=1.8nm This work Lg=65nm,Tox=3nm
57 I ON /I OFF OFF Bench mark Planer FET V S. Kamiyama, IEDM 2009, p. 431 P. Packan, IEDM 2009, p.659 L g =500 65nm This work Si FET V Y. Jiang, VLSI 2008, p.34 H.-S. Wong, VLSI 2009, p.92 S. Bangsaruntip, IEDM 2009, p.297 C. Dupre, IEDM 2008, p. 749 S.D.Suk, IEDM 2005, p.735 G.Bidel, VLSI 2009, p.240
58
59 Electron Density (x10 19 cm -3 ) 6 6.E E E E E E E+00 Edge portion Flat portion Distance from SiNW Surface (nm)
60 Primitive estimation! I ON (µa/µm) P-MOS pmos improvement (26) S/D Low resistance (11) (20) (15) bulk Compact model Small EOT for high-k (33) 1µm # of wires /1µm FD SiNW (12nm 19nm) I ON Nanowire Assumption I ON L g -0.5 T ox -1 ITRS MG Year
61 Our roadmap for R &D Source: H. Iwai, IWJT 2008 Current Issues Si Nanowire Control of wire surface property Source Drain contact Optimization of wire diameter Compact I-V model III-V & Ge Nanowire High-k gate insulator Wire formation technique CNT: Growth and integration of CNT Width and Chirality control Chirality determines conduction types: metal or semiconductor Graphene: Graphene formation technique Suppression of off-current Very small bandgap or no bandgap (semi-metal) Control of ribbon edge structure which affects bandgap 61
62 Thank you for your attention
Nano-CMOS Technology. Hiroshi Iwai, Tokyo Institute of Technology. June 1, Lanzhou Jiaotong University
Nano-CMOS Technology June 1, 2011 Lanzhou Jiaotong University Hiroshi Iwai, Tokyo Institute of Technology 1 Tokyo Institute of Technology Founded in 1881, Promoted to Univ. 1929 Europe 78 Asia 847 North
More informationFuture of Micro/Nano Electronics
Future of Micro/Nano Electronics August 12, 2011 @University of Science and Technology China Hafei, China Hiroshi Iwai, Tokyo Institute of Technology 1 Tokyo Institute of Technology Founded in 1881, Promoted
More informationPast and Future of Mirco/Nano- Electronics
Past and Future of Mirco/Nano- Electronics December 28, 2010 @Gandhi Institute of Technology and Management Bhubaneshwar, Orissa, India Hiroshi Iwai, Tokyo Institute of Technology 1 Tokyo Institute of
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 10/30/2007 MOSFETs Lecture 4 Reading: Chapter 17, 19 Announcements The next HW set is due on Thursday. Midterm 2 is next week!!!! Threshold and Subthreshold
More informationMultiple Gate CMOS and Beyond
Multiple CMOS and Beyond Dept. of EECS, KAIST Yang-Kyu Choi Outline 1. Ultimate Scaling of MOSFETs - 3nm Nanowire FET - 8nm Non-Volatile Memory Device 2. Multiple Functions of MOSFETs 3. Summary 2 CMOS
More informationEvolution of Si CMOS Technologies to Sub-10 nm Generation
Evolution of Si CMOS Technologies to Sub-10 nm Generation 10:10-10:40, June 4, 2012 Electron Devices Colloquium Imec, Leuven, Belgium Hiroshi Iwai, Tokyo Institute of Technology 1 First Computer Eniac:
More informationStudy of Carrier Transport in Strained and Unstrained SOI Tri-gate and Omega-gate Si Nanowire MOSFETs
42nd ESSDERC, Bordeaux, France, 17-21 Sept. 2012 A2L-E, High Mobility Devices, 18 Sept. Study of Carrier Transport in Strained and Unstrained SOI Tri-gate and Omega-gate Si Nanowire MOSFETs M. Koyama 1,4,
More informationLecture 6: 2D FET Electrostatics
Lecture 6: 2D FET Electrostatics 2016-02-01 Lecture 6, High Speed Devices 2014 1 Lecture 6: III-V FET DC I - MESFETs Reading Guide: Liu: 323-337 (he mainly focuses on the single heterostructure FET) Jena:
More informationMetallic: 2n 1. +n 2. =3q Armchair structure always metallic = 2
Properties of CNT d = 2.46 n 2 2 1 + n1n2 + n2 2π Metallic: 2n 1 +n 2 =3q Armchair structure always metallic a) Graphite Valence(π) and Conduction(π*) states touch at six points(fermi points) Carbon Nanotube:
More informationThe Critical Role of Quantum Capacitance in Compact Modeling of Nano-Scaled and Nanoelectronic Devices
The Critical Role of Quantum Capacitance in Compact Modeling of Nano-Scaled and Nanoelectronic Devices Zhiping Yu and Jinyu Zhang Institute of Microelectronics Tsinghua University, Beijing, China yuzhip@tsinghua.edu.cn
More informationTri-Gate Fully-Depleted CMOS Transistors: Fabrication, Design and Layout
Tri-Gate Fully-Depleted CMOS Transistors: Fabrication, Design and Layout B.Doyle, J.Kavalieros, T. Linton, R.Rios B.Boyanov, S.Datta, M. Doczy, S.Hareland, B. Jin, R.Chau Logic Technology Development Intel
More informationEE410 vs. Advanced CMOS Structures
EE410 vs. Advanced CMOS Structures Prof. Krishna S Department of Electrical Engineering S 1 EE410 CMOS Structure P + poly-si N + poly-si Al/Si alloy LPCVD PSG P + P + N + N + PMOS N-substrate NMOS P-well
More informationA final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room).
A final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room). The Final Exam will take place from 12:30PM to 3:30PM on Saturday May 12 in 60 Evans.» All of
More informationA Multi-Gate CMOS Compact Model BSIMMG
A Multi-Gate CMOS Compact Model BSIMMG Darsen Lu, Sriramkumar Venugopalan, Tanvir Morshed, Yogesh Singh Chauhan, Chung-Hsun Lin, Mohan Dunga, Ali Niknejad and Chenming Hu University of California, Berkeley
More informationFLCC Seminar. Spacer Lithography for Reduced Variability in MOSFET Performance
1 Seminar Spacer Lithography for Reduced Variability in MOSFET Performance Prof. Tsu-Jae King Liu Electrical Engineering & Computer Sciences Dept. University of California at Berkeley Graduate Student:
More informationCHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS
98 CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS In this chapter, the effect of gate electrode work function variation on DC
More informationScaling Issues in Planar FET: Dual Gate FET and FinFETs
Scaling Issues in Planar FET: Dual Gate FET and FinFETs Lecture 12 Dr. Amr Bayoumi Fall 2014 Advanced Devices (EC760) Arab Academy for Science and Technology - Cairo 1 Outline Scaling Issues for Planar
More informationFuture of Nanoelectronics and Devices
Future of Nanoelectronics and Devices September 25, 2012 ISCDG, @Leti, Grenobe, France Hiroshi Iwai, Tokyo Institute of Technology 1 1900 Electronics started. Device: Vacuum tube Device feature size: 10
More informationECE 497 JS Lecture - 12 Device Technologies
ECE 497 JS Lecture - 12 Device Technologies Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 NMOS Transistor 2 ρ Source channel charge density
More informationL ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling
L13 04202017 ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling Scaling laws: Generalized scaling (GS) p. 610 Design steps p.613 Nanotransistor issues (page 626) Degradation
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationTechnology Development for InGaAs/InP-channel MOSFETs
MRS Spring Symposium, Tutorial: Advanced CMOS Substrates, Devices, Reliability, and Characterization, April 13, 2009, San Francisco Technology Development for InGaAs/InP-channel MOSFETs Mark Rodwell University
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationCMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor
CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More informationProspects for Ge MOSFETs
Prospects for Ge MOSFETs Sematech Workshop December 4, 2005 Dimitri A. Antoniadis Microsystems Technology Laboratories MIT Sematech Workshop 2005 1 Channel Transport - I D I D =WQ i (x 0 )v xo v xo : carrier
More informationSimple Theory of the Ballistic Nanotransistor
Simple Theory of the Ballistic Nanotransistor Mark Lundstrom Purdue University Network for Computational Nanoechnology outline I) Traditional MOS theory II) A bottom-up approach III) The ballistic nanotransistor
More informationMicroelectronics Part 1: Main CMOS circuits design rules
GBM8320 Dispositifs Médicaux telligents Microelectronics Part 1: Main CMOS circuits design rules Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim! http://www.cours.polymtl.ca/gbm8320/! med-amine.miled@polymtl.ca!
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 29, 2019 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2019 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationRecent Development of FinFET Technology for CMOS Logic and Memory
Recent Development of FinFET Technology for CMOS Logic and Memory Chung-Hsun Lin EECS Department University of California at Berkeley Why FinFET Outline FinFET process Unique features of FinFET Mobility,
More informationQuantum Mechanical Simulation for Ultra-thin High-k Gate Dielectrics Metal Oxide Semiconductor Field Effect Transistors
Mechanical Simulation for Ultra-thin High-k Gate Dielectrics Metal Oxide Semiconductor Field Effect Transistors Shih-Ching Lo 1, Yiming Li 2,3, and Jyun-Hwei Tsai 1 1 National Center for High-Performance
More informationS=0.7 [0.5x per 2 nodes] ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. Scaling ITRS Roadmap
ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 15: October 4, 2013 Scaling Today VLSI Scaling Trends/Disciplines Effects Alternatives (cheating) 1 2 Scaling ITRS Roadmap
More informationQuantum-size effects in sub-10 nm fin width InGaAs finfets
Quantum-size effects in sub-10 nm fin width InGaAs finfets Alon Vardi, Xin Zhao, and Jesús A. del Alamo Microsystems Technology Laboratories, MIT December 9, 2015 Sponsors: DTRA NSF (E3S STC) Northrop
More informationJournal of Electron Devices, Vol. 18, 2013, pp JED [ISSN: ]
DrainCurrent-Id in linearscale(a/um) Id in logscale Journal of Electron Devices, Vol. 18, 2013, pp. 1582-1586 JED [ISSN: 1682-3427 ] SUITABILITY OF HIGH-k GATE DIELECTRICS ON THE DEVICE PERFORMANCE AND
More informationOMEN an atomistic and full-band quantum transport simulator for post-cmos nanodevices
Purdue University Purdue e-pubs Other Nanotechnology Publications Birck Nanotechnology Center 8-18-28 OMEN an atomistic and full-band quantum transport simulator for post-cmos nanodevices Mathieu Luisier
More informationScaling of MOS Circuits. 4. International Technology Roadmap for Semiconductors (ITRS) 6. Scaling factors for device parameters
1 Scaling of MOS Circuits CONTENTS 1. What is scaling?. Why scaling? 3. Figure(s) of Merit (FoM) for scaling 4. International Technology Roadmap for Semiconductors (ITRS) 5. Scaling models 6. Scaling factors
More informationElectronics with 2D Crystals: Scaling extender, or harbinger of new functions?
Electronics with 2D Crystals: Scaling extender, or harbinger of new functions? 1 st Workshop on Data Abundant Systems Technology Stanford, April 2014 Debdeep Jena (djena@nd.edu) Electrical Engineering,
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationCarbon-Based Electronics: Will there be a carbon age to follow the silicon age? Jeffrey Bokor EECS Department UC Berkeley
Carbon-Based Electronics: Will there be a carbon age to follow the silicon age? Jeffrey Bokor EECS Department UC Berkeley jbokor@eecs.berkeley.edu Solid State Seminar 9-13-13 1 Outline Review of development
More informationStretching the Barriers An analysis of MOSFET Scaling. Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa
Stretching the Barriers An analysis of MOSFET Scaling Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa Why Small? Higher Current Lower Gate Capacitance Higher
More informationP. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions
P. R. Nelson 1 ECE418 - VLSI Midterm Exam Solutions 1. (8 points) Draw the cross-section view for A-A. The cross-section view is as shown below.. ( points) Can you tell which of the metal1 regions is the
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationLecture 12: MOSFET Devices
Lecture 12: MOSFET Devices Gu-Yeon Wei Division of Engineering and Applied Sciences Harvard University guyeon@eecs.harvard.edu Wei 1 Overview Reading S&S: Chapter 5.1~5.4 Supplemental Reading Background
More informationSimple and accurate modeling of the 3D structural variations in FinFETs
Simple and accurate modeling of the 3D structural variations in FinFETs Donghu Kim Electrical Engineering Program Graduate school of UNIST 2013 Simple and accurate modeling of the 3D structural variations
More informationEnhanced Mobility CMOS
Enhanced Mobility CMOS Judy L. Hoyt I. Åberg, C. Ni Chléirigh, O. Olubuyide, J. Jung, S. Yu, E.A. Fitzgerald, and D.A. Antoniadis Microsystems Technology Laboratory MIT, Cambridge, MA 02139 Acknowledge
More informationNanometer Transistors and Their Models. Jan M. Rabaey
Nanometer Transistors and Their Models Jan M. Rabaey Chapter Outline Nanometer transistor behavior and models Sub-threshold currents and leakage Variability Device and technology innovations Nanometer
More informationEE5311- Digital IC Design
EE5311- Digital IC Design Module 1 - The Transistor Janakiraman V Assistant Professor Department of Electrical Engineering Indian Institute of Technology Madras Chennai October 28, 2017 Janakiraman, IITM
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The evices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationHigh Mobility Materials and Novel Device Structures for High Performance Nanoscale MOSFETs
High Mobility Materials and Novel Device Structures for High Performance Nanoscale MOSFETs Prof. (Dr.) Tejas Krishnamohan Department of Electrical Engineering Stanford University, CA & Intel Corporation
More informationLecture 12: MOS Capacitors, transistors. Context
Lecture 12: MOS Capacitors, transistors Context In the last lecture, we discussed PN diodes, and the depletion layer into semiconductor surfaces. Small signal models In this lecture, we will apply those
More informationThe Future of CMOS. David Pulfrey. CHRONOLOGY of the FET. Lecture Lilienfeld s patent (BG FET) 1965 Commercialization (Fairchild)
The Future of CMOS David Pulfrey 1 CHRONOLOGY of the FET 1933 Lilienfeld s patent (BG FET) 1965 Commercialization (Fairchild) 1991 The most abundant object made by mankind (C.T. Sah) 2003 The 10 nm FET
More informationLow Frequency Noise in MoS 2 Negative Capacitance Field-effect Transistor
Low Frequency Noise in MoS Negative Capacitance Field-effect Transistor Sami Alghamdi, Mengwei Si, Lingming Yang, and Peide D. Ye* School of Electrical and Computer Engineering Purdue University West Lafayette,
More informationLecture 4: CMOS Transistor Theory
Introduction to CMOS VLSI Design Lecture 4: CMOS Transistor Theory David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Outline q Introduction q MOS Capacitor q
More informationLecture 5: CMOS Transistor Theory
Lecture 5: CMOS Transistor Theory Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline q q q q q q q Introduction MOS Capacitor nmos I-V Characteristics
More informationCarbon Nanotube Electronics
Carbon Nanotube Electronics Jeorg Appenzeller, Phaedon Avouris, Vincent Derycke, Stefan Heinz, Richard Martel, Marko Radosavljevic, Jerry Tersoff, Shalom Wind H.-S. Philip Wong hspwong@us.ibm.com IBM T.J.
More informationN ano scale l S il ii lco i n B ased N o nvo lat l i atl ie l M em ory r Chungwoo Kim, Ph.D.
cw_kim@samsung.com Acknowledgements Collaboration Funding Outline Introduction Current research status Nano fabrication Process Nanoscale patterning SiN thin film Si Nanoparticle Nano devices Nanoscale
More information! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 3, 018 MOS Transistor Theory, MOS Model Lecture Outline! CMOS Process Enhancements! Semiconductor Physics " Band gaps " Field Effects!
More informationMOS Transistor Properties Review
MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO
More informationJFET/MESFET. JFET: small gate current (reverse leakage of the gate-to-channel junction) More gate leakage than MOSFET, less than bipolar.
JFET/MESFET JFET: small gate current (reverse leakage of the gate-to-channel junction) More gate leakage than MOSFET, less than bipolar. JFET has higher transconductance than the MOSFET. Used in low-noise,
More informationUltimately Scaled CMOS: DG FinFETs?
Ultimately Scaled CMOS: DG FinFETs? Jerry G. Fossum SOI Group Department of Electrical and Computer Engineering University of Florida Gainesville, FL 32611-6130 J. G. Fossum / 1 Outline Introduction -
More information! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 9, 019 MOS Transistor Theory, MOS Model Lecture Outline CMOS Process Enhancements Semiconductor Physics Band gaps Field Effects
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationDigital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The July 30, 2002 1 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationLecture 9. Strained-Si Technology I: Device Physics
Strain Analysis in Daily Life Lecture 9 Strained-Si Technology I: Device Physics Background Planar MOSFETs FinFETs Reading: Y. Sun, S. Thompson, T. Nishida, Strain Effects in Semiconductors, Springer,
More informationRecap (so far) Low-Dimensional & Boundary Effects
Recap (so far) Ohm s & Fourier s Laws Mobility & Thermal Conductivity Heat Capacity Wiedemann-Franz Relationship Size Effects and Breakdown of Classical Laws 1 Low-Dimensional & Boundary Effects Energy
More informationThe Devices: MOS Transistors
The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor
More informationExtending the Era of Moore s Law
14 nm chip X SEM from www.intel.com/content/dam/www/public/us/en/documents/pdf/foundry/mark bohr 2014 idf presentation.pdf Extending the Era of Moore s Law Tsu Jae King Liu Department of Electrical Engineering
More informationMOS Transistor Theory
CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS
More informationBeyond Si: Opportunities and Challenges for CMOS Technology Based on High-Mobility Channel Materials T.P. Ma Yale University
Beyond Si: Opportunities and Challenges for CMOS Technology Based on High-Mobility Channel Materials T.P. Ma Yale University Acknowledgments: Abigail Lubow, Xiao Sun, Shufeng Ren Switching Speed of CMOS
More informationThe Pennsylvania State University. Kurt J. Lesker Company. North Carolina State University. Taiwan Semiconductor Manufacturing Company 1
Enhancement Mode Strained (1.3%) Germanium Quantum Well FinFET (W fin =20nm) with High Mobility (μ Hole =700 cm 2 /Vs), Low EOT (~0.7nm) on Bulk Silicon Substrate A. Agrawal 1, M. Barth 1, G. B. Rayner
More informationENABLEMENT OF COMPACT MODELS FOR
ENABLEMENT OF COMPACT MODELS FOR ULTRA-SCALED CMOS TECHNOLOGIES D. YAKIMETS, P. SCHUDDINCK, D. JANG, M. GARCIA BARDON, N. SHARAN, B. PARVAIS*, P. RAGHAVAN, AND A. MOCUTA IMEC, KAPELDREEF 75, 3001 LEUVEN,
More informationPart 5: Quantum Effects in MOS Devices
Quantum Effects Lead to Phenomena such as: Ultra Thin Oxides Observe: High Leakage Currents Through the Oxide - Tunneling Depletion in Poly-Si metal gate capacitance effect Thickness of Inversion Layer
More informationHigh Dielectric Constant (k) Materials
Part 6: High Dielectric Constant (k), Gate Electrode, & Channel Materials O 2 gate ide is approaching physical limits Thickness & Current M O S poly-crystalline V Source W Source Contact Insulator n +
More informationEE105 - Fall 2006 Microelectronic Devices and Circuits
EE105 - Fall 2006 Microelectronic Devices and Circuits Prof. Jan M. Rabaey (jan@eecs) Lecture 7: MOS Transistor Some Administrative Issues Lab 2 this week Hw 2 due on We Hw 3 will be posted same day MIDTERM
More informationComparison of Ultra-Thin InAs and InGaAs Quantum Wells and Ultra-Thin-Body Surface-Channel MOSFETs
Comparison of Ultra-Thin InAs and InGaAs Quantum Wells and Ultra-Thin-Body Surface-Channel MOSFETs Cheng-Ying Huang 1, Sanghoon Lee 1, Evan Wilson 3, Pengyu Long 3, Michael Povolotskyi 3, Varistha Chobpattana
More informationElectrostatics of Nanowire Transistors
Electrostatics of Nanowire Transistors Jing Guo, Jing Wang, Eric Polizzi, Supriyo Datta and Mark Lundstrom School of Electrical and Computer Engineering Purdue University, West Lafayette, IN, 47907 ABSTRACTS
More informationECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University
NAME: PUID: : ECE 305 Exam 5 SOLUTIONS: April 17, 2015 Mark Lundstrom Purdue University This is a closed book exam. You may use a calculator and the formula sheet at the end of this exam. Following the
More informationSemiconductor Integrated Process Design (MS 635)
Semiconductor Integrated Process Design (MS 635) Instructor: Prof. Keon Jae Lee - Office: 응용공학동 #4306, Tel: #3343 - Email: keonlee@kaist.ac.kr Lecture: (Tu, Th), 1:00-2:15 #2425 Office hour: Tues & Thur
More informationCMOS Scaling. Two motivations to scale down. Faster transistors, both digital and analog. To pack more functionality per area. Lower the cost!
Two motivations to scale down CMOS Scaling Faster transistors, both digital and analog To pack more functionality per area. Lower the cost! (which makes (some) physical sense) Scale all dimensions and
More informationExtensive reading materials on reserve, including
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More informationEE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing
EE115C Winter 2017 Digital Electronic Circuits Lecture 3: MOS RC Model, CMOS Manufacturing Agenda MOS Transistor: RC Model (pp. 104-113) S R on D CMOS Manufacturing Process (pp. 36-46) S S C GS G G C GD
More informationLecture 1 Nanoscale MOSFETs. Course Structure Basic Concepts (1-38)
Lecture 1 Nanoscale MOSFETs Course Structure Basic Concepts (1-38) 1 Course Layout 7.5 ECTS 7 Lectures 7 Excercises Written exam (t.b.d) Textbook: Nanoscale Transistors: Device Physics, Modeling and Simulation
More informationVLSI Design The MOS Transistor
VLSI Design The MOS Transistor Frank Sill Torres Universidade Federal de Minas Gerais (UFMG), Brazil VLSI Design: CMOS Technology 1 Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V
More informationCS 152 Computer Architecture and Engineering
CS 152 Computer Architecture and Engineering Lecture 12 VLSI II 2005-2-24 John Lazzaro (www.cs.berkeley.edu/~lazzaro) TAs: Ted Hong and David Marquardt www-inst.eecs.berkeley.edu/~cs152/ Last Time: Device
More informationEE105 - Fall 2005 Microelectronic Devices and Circuits
EE105 - Fall 005 Microelectronic Devices and Circuits ecture 7 MOS Transistor Announcements Homework 3, due today Homework 4 due next week ab this week Reading: Chapter 4 1 ecture Material ast lecture
More informationA 20 nm gate-length ultra-thin body p-mosfet with silicide source/drain
Superlattices and Microstructures, Vol. 28, No. 5/6, 2000 doi:10.1006/spmi.2000.0947 Available online at http://www.idealibrary.com on A 20 nm gate-length ultra-thin body p-mosfet with silicide source/drain
More informationLecture 11: MOS Transistor
Lecture 11: MOS Transistor Prof. Niknejad Lecture Outline Review: MOS Capacitors Regions MOS Capacitors (3.8 3.9) CV Curve Threshold Voltage MOS Transistors (4.1 4.3): Overview Cross-section and layout
More informationIII-V CMOS: What have we learned from HEMTs? J. A. del Alamo, D.-H. Kim 1, T.-W. Kim, D. Jin, and D. A. Antoniadis
III-V CMOS: What have we learned from HEMTs? J. A. del Alamo, D.-H. Kim 1, T.-W. Kim, D. Jin, and D. A. Antoniadis Microsystems Technology Laboratories, MIT 1 presently with Teledyne Scientific 23rd International
More informationClassification of Solids
Classification of Solids Classification by conductivity, which is related to the band structure: (Filled bands are shown dark; D(E) = Density of states) Class Electron Density Density of States D(E) Examples
More informationSemiconductor Physics Problems 2015
Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible
More informationThe Devices. Jan M. Rabaey
The Devices Jan M. Rabaey Goal of this chapter Present intuitive understanding of device operation Introduction of basic device equations Introduction of models for manual analysis Introduction of models
More informationTechnology Development & Design for 22 nm InGaAs/InP-channel MOSFETs
2008 Indium Phosphide and Related Materials Conference, May, Versailles, France Technology Development & Design for 22 nm InGaAs/InP-channel MOSFETs M. Rodwell University of California, Santa Barbara M.
More informationSemiconductor Memories
Semiconductor References: Adapted from: Digital Integrated Circuits: A Design Perspective, J. Rabaey UCB Principles of CMOS VLSI Design: A Systems Perspective, 2nd Ed., N. H. E. Weste and K. Eshraghian
More informationMSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University
MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University Practice Final Exam 1 Read the questions carefully Label all figures
More informationPast and Future of Micro/Nano Electronic Devices
Past and Future of Micro/Nano Electronic Devices December 27, 2012 @Mahabalipuram, India Hiroshi Iwai, Tokyo Institute of Technology 1 There were many inventions in the 20 th century: Airplane, Nuclear
More informationPart 4: Heterojunctions - MOS Devices. MOSFET Current Voltage Characteristics
MOS Device Uses: Part 4: Heterojunctions - MOS Devices MOSCAP capacitor: storing charge, charge-coupled device (CCD), etc. MOSFET transistor: switch, current amplifier, dynamic random access memory (DRAM-volatile),
More informationPROGRESS AND ISSUES IN DIELECTRIC MATERIALS FOR SUB-100NM DRAM TECHNOLOGY ABSTRACT
PROGRESS AND ISSUES IN DIELECTRIC MATERIALS FOR SUB-100NM DRAM TECHNOLOGY Kanta Saino Device Integration Group, Technology & Development Office, Elpida Memory Inc. 7-10 Yoshikawakogyodanchi, Higashihiroshima,
More informationLecture 11: MOSFET Modeling
Digital Integrated Circuits (83-313) Lecture 11: MOSFET ing Semester B, 2016-17 Lecturer: Dr. Adam Teman TAs: Itamar Levi, Robert Giterman 18 June 2017 Disclaimer: This course was prepared, in its entirety,
More informationGaAs and InGaAs Single Electron Hex. Title. Author(s) Kasai, Seiya; Hasegawa, Hideki. Citation 13(2-4): Issue Date DOI
Title GaAs and InGaAs Single Electron Hex Circuits Based on Binary Decision D Author(s) Kasai, Seiya; Hasegawa, Hideki Citation Physica E: Low-dimensional Systems 3(2-4): 925-929 Issue Date 2002-03 DOI
More informationLow Power FinFET ph-sensor with High-Sensitivity Voltage Readout
Low Power FinFET ph-sensor with High-Sensitivity Voltage Readout S. Rigante 1, P. Livi 2, M. Wipf 3, K. Bedner 4, D. Bouvet 1, A. Bazigos 1, A. Rusu 5, A. Hierlemann 2 and A.M. Ionescu 1 1 Nanoelectronic
More information