Simple Theory of the Ballistic Nanotransistor

Size: px
Start display at page:

Download "Simple Theory of the Ballistic Nanotransistor"

Transcription

1 Simple Theory of the Ballistic Nanotransistor Mark Lundstrom Purdue University Network for Computational Nanoechnology

2 outline I) Traditional MOS theory II) A bottom-up approach III) The ballistic nanotransistor IV) Discussion V) Summary

3 nanoscale MOSFETs 130 nm technology (L G = 60 nm) Low V T I DS (ma/µm) Intel Technical J., Vol. 6, May 16, 00.

4 MOSFET IV: low V DS 0 V G V D I D V GS Q i ( x) = "C ox V GS "V T "V(x) ( ) I D = W Q i ( x)" x (x) = W Q i ( 0)" x (0) V DS I D = W C ox ( V GS "V T )µ eff E x E x = V DS L I D = W L µ effc ox ( V GS "V T )V DS

5 MOSFET IV: high V DS 0 V G V D I D V GS V ( x) = ( V GS "V T ) I D = W Q i ( x)" x (x) = W Q i ( 0)" x (0) V DS I D = W C ox ( V GS "V T )µ eff E x E x " V GS! V L T I D = W L µ eff C ox ( V GS "V T )

6 velocity saturation V DS 1.5V V/cm L = 60 nm! " velocity cm/s ---> 10 7 " = µe " = " sat 10 4 electric field V/cm --->

7 MOSFET IV: velocity saturation 0 V G V D E >>10 4 x I D = W Q i ( x)" x (x) = W Q i ( 0)" x (0) I D = W C ox V GS "V T ( )# sat I = W C! ( V " V ) D ox sat GS T

8 MOSFET IV: velocity overshoot µ Position along Channel (µm) Position along Channel (mm) Frank, Laux, and Fischetti, IEDM Tech. Dig., p. 553, 199

9 the MOSFET as a BJT electron energy vs. position S G D V D 0V V GS I D V DS V D = V DD E.O. Johnson, RCA Review, 34, 80, 1973

10 the MOSFET as a BJT BJT Theory: J C = q D MOSFET n Theory: e qv BE /k BT! e qv BC /k BT W B n i N A ( ) = q D n W B n i e qv BE /k BT N A ( 1! e qv CE /k BT ) V BE! " " W # " k S W B! L I DS! W t inv t inv k bt # q( V ) BT q ( ) ( ) GS! VT / mkbt qvds / kbt I D == µ eff Cox $ % m! 1 $ % e 1! e & L ' & q ' E S C V CE! V qn SD! E S = A S = ox V G = V G C ox + C D m (m! 1)C ox! n D n! k T B i $ q µ eff " # % & = e 'q( B /k T B = e 'qv T /m k B T Yuan Taur and Tak Ning, Cambridge Univ. Press, eqn. (3.36) on p. 18 of Fundamentals of Modern VLSI Devices, N A

11 the MOSFET as a BJT log 10 I DS ( V! V ) ~ GS T above threshold: ( ) Q = C V! V i ox GS T Q e! i q S / kbt ~ q( V! V )/ mk T GS T B ~ e! ~ ln( V " V ) S GS T ( " ) I e V V! S / B ~ k T D ~ GS T V GS E.O. Johnson, RCA Review, 34, 80, 1973

12 Outline I) Traditional MOS theory II) A bottom-up approach III) The ballistic nanotransistor IV) Discussion V) Summary

13 a general view of nano-devices Gate E F1 D( E! U SCF ) E F1 -qv D! 1 = h " = h " 1 #

14 top of the barrier model U = E " q! FB SCF C S energy E F1 LDOS E F1 -qv D E C (0) device L ε(x) contact 1 contact h h! 1 =! = = " L/ # x position

15 filling states from the left contact Gate E F1 D( E! U SCF )! 1 = h " 1 N ( E) = D( E! U ) f ( E) 0 1 SCF 1 0 d N( E) N1 ( E) " N = dt! 1

16 filling states from the right contact Gate D( E! U SCF ) Eµ F1 -qv D N ( E) = D( E! U ) f ( E) 0 SCF 0 d N( E) N ( E) " N = dt! " = h #

17 steady-state 0 0 d N( E) N1 " N N " N = + = dt!! 1 0 (ballistic) [ ( ) ( ) ( ) ( )] N =! D1 E f1 E + D E f E de D1 E! D E U " D E U!! " " ( ) 1 # ( $ ) = ( $ ) SCF SCF

18 steady-state current I D 1 ( 0 N ) N 0 N1 " N " " = =!! q I ( ) ( ) D = " M E f1( E)! f( E) de h hd( E) 1 M ( E) $ = " D( E )!! # + #! +! ( ) 1 1

19 NEGF theory Gate E F1 [" 1 ] [H] device [" S ] [" ] E F Non-equilibrium Green s Function Approach (NEGF) S. Datta, IEDM Tech. Dig., 00

20 outline I) Traditional MOS theory II) A Bottom-up approach III) The ballistic nanotransistor IV) Discussion V) Summary

21 assumptions 1) D, planar MOSFET ) 1 subband occupied energy E F1 LDOS E F1 -qv D U " E = E # q! FB SCF C C S L contact 1 contact! 1 =! = L " x ε(x) position 3) parabolic E(k) * D( E) = WL m " E # E C! h 1 ( ) D ( E) = D ( E) = D( E)! 1 M ( E) = L = = L ( ) " * x E m /# W! h * m E

22 procedure 1) assume a ψ S (sets top of the barrier energy) ) fill states energy E F1 LDOS L E F1 -qv D ε(x) +! N = N + N 3) self-consistent electrostatics contact 1 contact! 1 =! = L " x position 4) evaluate current q I D = M ( E) ( f1( E)! f( E) ) de h "

23 filling states (ballistic) N =![ D 1 (E) f 1 (E) + D (E) f (E)] de * m N = WL [ f1( E) f( E) ] de! h " + N [ ( ) ( )] D N = W L F0! F1 + F0! F N at the top of the barrier depends on: V G (through ψ S ) V D (through E F ) E(k) h k m * N * m kbt D =! h ( ) k b T! F1 = E F1 " E C FB + q# S E F1 FB E " q! S C k E F ( ) k b T! F = E F1 " qv D " E C FB + q# S

24 filled states in equilibrium 1 f ( E) = # e = e $ e ( E" EF )/ kbt 1+ e * ( k + k )/ m k T x y B f ( k, k ) e x y! h * F " B ( EF " EC )/ kbt! B ( E E)/ k T m / k T f 0 f (k x, k y )

25 filling states under bias ε 1 vs. x for V GS = 0.5V f (k x, k y ) ε 1 (ev) ---> Increasing V DS X (nm) --->

26 the ballistic current q I D = M ( E) * [ f1( E)! f( E) ] de m " W M ( E) =! h * m E I = qn W! " # " [ F ( ) F ( )] D D T 1/ F1 1/ F alternatively: I " W Q! D Q n n N = W L! "% T T = k B T * " m (! ) ( ) kbt $ F % 1/ F1 = * # m & 0! ' ( F F1 ) " "% # 1 % F (! ) / F (! ) $ 1/ F 1/ F1 = T & ' 1 + F0(! F ) / F0(! F1) ( )

27 carrier velocity in a ballistic MOSFET ε 1 vs. x for V GS = 0.5V E C (ev) ---> Increasing V DS Increasing V DS X (nm) --->

28 velocity saturation in a ballistic MOSFET ε 1 vs. x for V GS = 0.5V "(0) # " T ε 1 (ev) ---> Increasing V DS υ inj (10 7 cm/s) ---> υ(0) X (nm) ---> V DS ---> injection velocity "% T (! ) ( ) kbt $ F % 1/ F1 = * # m & 0! ' ( F F1 )

29 IV of a ballistic MOSFET N Key equations [ ( ) ( )] D N = W L F0! F1 + F0! F I = qn W! " # " [ F ( ) F ( )] D D T 1/ F1 1/ F FB ( E E q ) k T FB ( )! = # + " F1 F1 C S b! = E # qv # E + q" k T F F1 D C S b We must express ψ S in terms of or V G (1D electrostatics) V G and V D (D electrostatics)

30 1D MOS electrostatics (above threshold) Key equations N [ ( ) ( )] D N = W L F0! F1 + F0! F I = qn W! " # " [ F ( ) F ( )] D D T 1/ F1 1/ F (1) () ( ) C V! V = ox GS T qn WL (3) equations (1), (), and (3) give

31 1D MOS electrostatics (above threshold) I W C V V % $ F1/ (! F1 # qvds / kbt ) % 1# & F (! ) & 1/ F1 DS = ox ( GS # T )" T ' ( F0(! F1 # qvds / kbt ) ) & 1+ & F (! ) & & * 0 F1 + N Cox VG VT 0 F1 0 F1 qvds kbt D ( " ) = [ F (! ) + F (! " / )] for non-degenerate statistics: " qvds / kbt # $ 1" e IDS = W Cox ( VGS " VT )! T % " qvds / kbt & ' 1+ e (

32 the ballistic MOSFET I W C V V % $ F1/ (! F # U DS ) % 1# & F (! ) & 1/ F DS = ox ( GS # T )" T ' F0(! F # U DS ) ( & 1+ & F (! ) & & ) 0 F * ideal electrostatics ( ) I DS (on) =W C ox " T V GS #V T quantum conductance " M q h I DS ( V G! V T ) " K. Natori, JAP, 76, 4879, V DS

33 electrostatics (subthreshold and D) V G C G C S C D V S Q = "qn V D! S! = V # C $ + V # C $ + V # C $ % ( ) ( ) ( ) qn G D S S G & ' D & ' S & ' C" C" C" C" (! ) S

34 procedure for a given V G, V D: 1) guess ψ S ) fill states 3) compute improved ψ S! = V # C $ + V # C $ + V # C $ qn % ( ) ( ) ( ) G D S S G & ' D & ' S & ' C" C" C" C" 4) iterate between () and (3) 5) compute current (! ) S see FETToy at I = qn W! " # " [ F ( ) F ( )] D D T 1/ F1 1/ F 6) select new V G, V D, and go to 1

35 outline I) Traditional MOS theory II) A Bottom-up approach III) The ballistic nanotransistor IV) Discussion V) Summary

36 the quantum capacitance ( ) Q = C V! V C Gate Gate G T = C C C inc ins Q + C ( qn ) Q " # C q D E m ( ) S * Q = = D F ~ "! S if C >> C, C! C Q ins Gate ins C ins C S V G = C Q! S I D Q! i nj

37 bandstructure effects in nano-mosfets (001) (111) -tight binding model (sp 3 d 5 s*) (Boyken, Klimeck, et al.) (100) a (110) (010) -Si, Ge, SiGe, GaAs, InAs, (strained or unstrained) (heterostructure channels) -bulk, UTB, nanowire MOSFETs Top-of-the-barrier model k E( k) = h E( k) : tabulated * m analytical numerical

38 scattering in nano-mosfets measured ballistic Intel 30nm bulk MOSFET Chau et al, IEDM Technical Digest, 000, pp MOSFETs operate at 50% of their ballistic limit

39 relation to traditional MOSFET theory I D = W L µ C V eff ox( "V GS T )V DS I = W C V V L µ! ( ) D eff ox GS T low V DS high V DS (long channel) ballistic MOSFET I W C V V % $ F1/ (! F1 # qvds / kbt ) % 1# & F (! ) & 1/ F1 DS = ox ( GS # T )" T ' ( F0(! F1 # qvds / kbt ) ) & 1+ & F (! ) & & * 0 F1 +

40 relation to traditional MOSFET theory q " hd ( E) # I D = ) % & f ( E) $ f ( E) de h!! D ( ) ( ) 1 + ' 1 ( ballistic transport: L! =! = = 1 L ( ) " * x E m /# diffusive transport:! =! = L 1 D eff see: The Ballistic MOSFET, unpublished notes by M.S. Lundstrom, 005

41 Outline I) Traditional MOS theory II) A Bottom-up approach III) The ballistic nanotransistor IV) Discussion V) Summary

42 summary 1) A ballistic, top-of-the barrier model for the MOSFET is easy to formulate. ) The ballistic model provides new insights into the physics of nanoscale MOSFETs. 3) Although not comprehensive, the top-of-the-barrier ballistic model should prove useful in exploring new materials and structures for ultimate CMOS.

43 references the ballistic model: Mark Lundstrom, The Ballistic Nanotransistor, unpublished notes, 005. Anisur Rahman, Jing Guo, Supriyo Datta, and Mark Lundstrom, Theory of Ballistic Nanotransistors, IEEE Trans. Electron. Dev., 50, , 003. scattering in nanotransistors: Mark Lundstrom and Zhibin Ren, Essential Physics of Carrier Transport in Nanoscale MOSFETs, IEEE Trans. Electron Dev., 49, pp , 00.

Physics of Nanoscale Transistors

Physics of Nanoscale Transistors Physics of Nanoscale ransistors Mark Electrical and Computer Engineering University, West Lafayette, IN 1. Introduction 2. he Ballistic MOSFE 3. Scattering heory of the MOSFE 4. Beyond the Si MOSFE 5.

More information

Lecture 35: Introduction to Quantum Transport in Devices

Lecture 35: Introduction to Quantum Transport in Devices ECE-656: Fall 2011 Lecture 35: Introduction to Quantum Transport in Devices Mark Lundstrom Purdue University West Lafayette, IN USA 1 11/21/11 objectives 1) Provide an introduction to the most commonly-used

More information

Microsystems Technology Laboratories, MIT. Teledyne Scientific Company (TSC)

Microsystems Technology Laboratories, MIT. Teledyne Scientific Company (TSC) Extraction of Virtual-Source Injection Velocity in sub-100 nm III-V HFETs 1,2) D.-H. Kim, 1) J. A. del Alamo, 1) D. A. Antoniadis and 2) B. Brar 1) Microsystems Technology Laboratories, MIT 2) Teledyne

More information

OMEN an atomistic and full-band quantum transport simulator for post-cmos nanodevices

OMEN an atomistic and full-band quantum transport simulator for post-cmos nanodevices Purdue University Purdue e-pubs Other Nanotechnology Publications Birck Nanotechnology Center 8-18-28 OMEN an atomistic and full-band quantum transport simulator for post-cmos nanodevices Mathieu Luisier

More information

EECS130 Integrated Circuit Devices

EECS130 Integrated Circuit Devices EECS130 Integrated Circuit Devices Professor Ali Javey 10/30/2007 MOSFETs Lecture 4 Reading: Chapter 17, 19 Announcements The next HW set is due on Thursday. Midterm 2 is next week!!!! Threshold and Subthreshold

More information

Towards a Scalable EKV Compact Model Including Ballistic and Quasi-Ballistic Transport

Towards a Scalable EKV Compact Model Including Ballistic and Quasi-Ballistic Transport 2011 Workshop on Compact Modeling Towards a Scalable EKV Compact Model Including Ballistic and Quasi-Ballistic Transport Christian Enz 1,2, A. Mangla 2 and J.-M. Sallese 2 1) Swiss Center for Electronics

More information

nmosfet Schematic Four structural masks: Field, Gate, Contact, Metal. Reverse doping polarities for pmosfet in N-well.

nmosfet Schematic Four structural masks: Field, Gate, Contact, Metal. Reverse doping polarities for pmosfet in N-well. nmosfet Schematic Four structural masks: Field, Gate, Contact, Metal. Reverse doping polarities for pmosfet in N-well. nmosfet Schematic 0 y L n + source n + drain depletion region polysilicon gate x z

More information

MOSFET. Id-Vd curve. I DS Transfer curve V G. Lec. 8. Vd=1V. Saturation region. V Th

MOSFET. Id-Vd curve. I DS Transfer curve V G. Lec. 8. Vd=1V. Saturation region. V Th MOSFET Id-Vd curve Saturation region I DS Transfer curve Vd=1V V Th V G 1 0 < V GS < V T V GS > V T V Gs >V T & Small V D > 0 I DS WQ inv WC v WC i V V VDS V V G i T G n T L n I D g V D (g conductance

More information

The Devices: MOS Transistors

The Devices: MOS Transistors The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor

More information

High Mobility Materials and Novel Device Structures for High Performance Nanoscale MOSFETs

High Mobility Materials and Novel Device Structures for High Performance Nanoscale MOSFETs High Mobility Materials and Novel Device Structures for High Performance Nanoscale MOSFETs Prof. (Dr.) Tejas Krishnamohan Department of Electrical Engineering Stanford University, CA & Intel Corporation

More information

Technology Development for InGaAs/InP-channel MOSFETs

Technology Development for InGaAs/InP-channel MOSFETs MRS Spring Symposium, Tutorial: Advanced CMOS Substrates, Devices, Reliability, and Characterization, April 13, 2009, San Francisco Technology Development for InGaAs/InP-channel MOSFETs Mark Rodwell University

More information

A Numerical Study of Scaling Issues for Schottky Barrier Carbon Nanotube Transistors

A Numerical Study of Scaling Issues for Schottky Barrier Carbon Nanotube Transistors A Numerical Study of Scaling Issues for Schottky Barrier Carbon Nanotube Transistors Jing Guo, Supriyo Datta and Mark Lundstrom School of Electrical and Computer Engineering, Purdue University, West Lafayette,

More information

Electrostatics of Nanowire Transistors

Electrostatics of Nanowire Transistors Electrostatics of Nanowire Transistors Jing Guo, Jing Wang, Eric Polizzi, Supriyo Datta and Mark Lundstrom School of Electrical and Computer Engineering Purdue University, West Lafayette, IN, 47907 ABSTRACTS

More information

Ultra-Scaled InAs HEMTs

Ultra-Scaled InAs HEMTs Performance Analysis of Ultra-Scaled InAs HEMTs Neerav Kharche 1, Gerhard Klimeck 1, Dae-Hyun Kim 2,3, Jesús. A. del Alamo 2, and Mathieu Luisier 1 1 Network for Computational ti Nanotechnology and Birck

More information

The Critical Role of Quantum Capacitance in Compact Modeling of Nano-Scaled and Nanoelectronic Devices

The Critical Role of Quantum Capacitance in Compact Modeling of Nano-Scaled and Nanoelectronic Devices The Critical Role of Quantum Capacitance in Compact Modeling of Nano-Scaled and Nanoelectronic Devices Zhiping Yu and Jinyu Zhang Institute of Microelectronics Tsinghua University, Beijing, China yuzhip@tsinghua.edu.cn

More information

III-V CMOS: What have we learned from HEMTs? J. A. del Alamo, D.-H. Kim 1, T.-W. Kim, D. Jin, and D. A. Antoniadis

III-V CMOS: What have we learned from HEMTs? J. A. del Alamo, D.-H. Kim 1, T.-W. Kim, D. Jin, and D. A. Antoniadis III-V CMOS: What have we learned from HEMTs? J. A. del Alamo, D.-H. Kim 1, T.-W. Kim, D. Jin, and D. A. Antoniadis Microsystems Technology Laboratories, MIT 1 presently with Teledyne Scientific 23rd International

More information

ECE-305: Spring 2016 MOSFET IV

ECE-305: Spring 2016 MOSFET IV ECE-305: Spring 2016 MOSFET IV Professor Mark Lundstrom Electrical and Computer Engineering Purdue University, West Lafayette, IN USA lundstro@purdue.edu Lundstrom s lecture notes: Lecture 4 4/7/16 outline

More information

Essential Physics of Carrier Transport in Nanoscale MOSFETs

Essential Physics of Carrier Transport in Nanoscale MOSFETs IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 49, NO. 1, JANUARY 2002 133 Essential Physics of Carrier Transport in Nanoscale MOSFETs Mark Lundstrom, Fellow, IEEE, and Zhibin Ren Abstract The device physics

More information

Impact of Silicon Wafer Orientation on the Performance of Metal Source/Drain MOSFET in Nanoscale Regime: a Numerical Study

Impact of Silicon Wafer Orientation on the Performance of Metal Source/Drain MOSFET in Nanoscale Regime: a Numerical Study JNS 2 (2013) 477-483 Impact of Silicon Wafer Orientation on the Performance of Metal Source/Drain MOSFET in Nanoscale Regime: a Numerical Study Z. Ahangari *a, M. Fathipour b a Department of Electrical

More information

Lecture 3: Density of States

Lecture 3: Density of States ECE-656: Fall 2011 Lecture 3: Density of States Professor Mark Lundstrom Electrical and Computer Engineering Purdue University, West Lafayette, IN USA 8/25/11 1 k-space vs. energy-space N 3D (k) d 3 k

More information

Lecture 8: Ballistic FET I-V

Lecture 8: Ballistic FET I-V Lecture 8: Ballistic FET I-V 1 Lecture 1: Ballistic FETs Jena: 61-70 Diffusive Field Effect Transistor Source Gate L g >> l Drain Source V GS Gate Drain I D Mean free path much shorter than channel length

More information

ELEC 3908, Physical Electronics, Lecture 23. The MOSFET Square Law Model

ELEC 3908, Physical Electronics, Lecture 23. The MOSFET Square Law Model ELEC 3908, Physical Electronics, Lecture 23 The MOSFET Square Law Model Lecture Outline As with the diode and bipolar, have looked at basic structure of the MOSFET and now turn to derivation of a current

More information

Computational Model of Edge Effects in Graphene Nanoribbon Transistors

Computational Model of Edge Effects in Graphene Nanoribbon Transistors Nano Res (2008) 1: 395 402 DOI 10.1007/s12274-008-8039-y Research Article 00395 Computational Model of Edge Effects in Graphene Nanoribbon Transistors Pei Zhao 1, Mihir Choudhury 2, Kartik Mohanram 2,

More information

Quantum-size effects in sub-10 nm fin width InGaAs finfets

Quantum-size effects in sub-10 nm fin width InGaAs finfets Quantum-size effects in sub-10 nm fin width InGaAs finfets Alon Vardi, Xin Zhao, and Jesús A. del Alamo Microsystems Technology Laboratories, MIT December 9, 2015 Sponsors: DTRA NSF (E3S STC) Northrop

More information

Performance Analysis of 60-nm Gate-Length III-V InGaAs HEMTs: Simulations Versus Experiments

Performance Analysis of 60-nm Gate-Length III-V InGaAs HEMTs: Simulations Versus Experiments Purdue University Purdue e-pubs Birck and NCN Publications Birck Nanotechnology Center 7-2009 Performance Analysis of 60-nm Gate-Length III-V InGaAs HEMTs: Simulations Versus Experiments Neophytou Neophytos

More information

Part 4: Heterojunctions - MOS Devices. MOSFET Current Voltage Characteristics

Part 4: Heterojunctions - MOS Devices. MOSFET Current Voltage Characteristics MOS Device Uses: Part 4: Heterojunctions - MOS Devices MOSCAP capacitor: storing charge, charge-coupled device (CCD), etc. MOSFET transistor: switch, current amplifier, dynamic random access memory (DRAM-volatile),

More information

The Future of CMOS. David Pulfrey. CHRONOLOGY of the FET. Lecture Lilienfeld s patent (BG FET) 1965 Commercialization (Fairchild)

The Future of CMOS. David Pulfrey. CHRONOLOGY of the FET. Lecture Lilienfeld s patent (BG FET) 1965 Commercialization (Fairchild) The Future of CMOS David Pulfrey 1 CHRONOLOGY of the FET 1933 Lilienfeld s patent (BG FET) 1965 Commercialization (Fairchild) 1991 The most abundant object made by mankind (C.T. Sah) 2003 The 10 nm FET

More information

Lecture 11: MOSFET Modeling

Lecture 11: MOSFET Modeling Digital Integrated Circuits (83-313) Lecture 11: MOSFET ing Semester B, 2016-17 Lecturer: Dr. Adam Teman TAs: Itamar Levi, Robert Giterman 18 June 2017 Disclaimer: This course was prepared, in its entirety,

More information

Lecture 9. Strained-Si Technology I: Device Physics

Lecture 9. Strained-Si Technology I: Device Physics Strain Analysis in Daily Life Lecture 9 Strained-Si Technology I: Device Physics Background Planar MOSFETs FinFETs Reading: Y. Sun, S. Thompson, T. Nishida, Strain Effects in Semiconductors, Springer,

More information

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the Field-Effect Transistor! Julius Lilienfeld filed a patent describing

More information

Lecture 6: 2D FET Electrostatics

Lecture 6: 2D FET Electrostatics Lecture 6: 2D FET Electrostatics 2016-02-01 Lecture 6, High Speed Devices 2014 1 Lecture 6: III-V FET DC I - MESFETs Reading Guide: Liu: 323-337 (he mainly focuses on the single heterostructure FET) Jena:

More information

Prospects for Ge MOSFETs

Prospects for Ge MOSFETs Prospects for Ge MOSFETs Sematech Workshop December 4, 2005 Dimitri A. Antoniadis Microsystems Technology Laboratories MIT Sematech Workshop 2005 1 Channel Transport - I D I D =WQ i (x 0 )v xo v xo : carrier

More information

ECE 305: Fall MOSFET Energy Bands

ECE 305: Fall MOSFET Energy Bands ECE 305: Fall 2016 MOSFET Energy Bands Professor Peter Bermel Electrical and Computer Engineering Purdue University, West Lafayette, IN USA pbermel@purdue.edu Pierret, Semiconductor Device Fundamentals

More information

On the Validity of the Parabolic Effective-Mass Approximation for the I-V Calculation of Silicon Nanowire Transistors

On the Validity of the Parabolic Effective-Mass Approximation for the I-V Calculation of Silicon Nanowire Transistors Purdue University Purdue e-pubs Other Nanotechnology Publications Birck Nanotechnology Center 7-1-2005 On the Validity of the Parabolic Effective-Mass Approximation for the I-V Calculation of Silicon Nanowire

More information

The Prospects for III-Vs

The Prospects for III-Vs 10 nm CMOS: The Prospects for III-Vs J. A. del Alamo, Dae-Hyun Kim 1, Donghyun Jin, and Taewoo Kim Microsystems Technology Laboratories, MIT 1 Presently with Teledyne Scientific 2010 European Materials

More information

Comparison of Ultra-Thin InAs and InGaAs Quantum Wells and Ultra-Thin-Body Surface-Channel MOSFETs

Comparison of Ultra-Thin InAs and InGaAs Quantum Wells and Ultra-Thin-Body Surface-Channel MOSFETs Comparison of Ultra-Thin InAs and InGaAs Quantum Wells and Ultra-Thin-Body Surface-Channel MOSFETs Cheng-Ying Huang 1, Sanghoon Lee 1, Evan Wilson 3, Pengyu Long 3, Michael Povolotskyi 3, Varistha Chobpattana

More information

ECE-305: Fall 2017 MOS Capacitors and Transistors

ECE-305: Fall 2017 MOS Capacitors and Transistors ECE-305: Fall 2017 MOS Capacitors and Transistors Pierret, Semiconductor Device Fundamentals (SDF) Chapters 15+16 (pp. 525-530, 563-599) Professor Peter Bermel Electrical and Computer Engineering Purdue

More information

MOS Transistor I-V Characteristics and Parasitics

MOS Transistor I-V Characteristics and Parasitics ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes

More information

Theory of Ballistic Nanotransistors

Theory of Ballistic Nanotransistors IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 50, NO. 9, SEPTEMBER 2003 1853 Theory of Ballistic Nanotransistors Anisur Rahman, Jing Guo, Supriyo Datta, Fellow, IEEE, and Mark S. Lundstrom, Fellow, IEEE

More information

Diameter Optimization for Highest Degree of Ballisticity of Carbon Nanotube Field Effect Transistors I. Khan, O. Morshed and S. M.

Diameter Optimization for Highest Degree of Ballisticity of Carbon Nanotube Field Effect Transistors I. Khan, O. Morshed and S. M. Diameter Optimization for Highest Degree of Ballisticity of Carbon Nanotube Field Effect Transistors I. Khan, O. Morshed and S. M. Mominuzzaman Department of Electrical and Electronic Engineering, Bangladesh

More information

Lecture #27. The Short Channel Effect (SCE)

Lecture #27. The Short Channel Effect (SCE) Lecture #27 ANNOUNCEMENTS Design Project: Your BJT design should meet the performance specifications to within 10% at both 300K and 360K. ( β dc > 45, f T > 18 GHz, V A > 9 V and V punchthrough > 9 V )

More information

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University NAME: PUID: SECTION: Circle one: Alam Lundstrom ECE 305 Exam 5 SOLUTIONS: April 18, 2016 M A Alam and MS Lundstrom Purdue University This is a closed book exam You may use a calculator and the formula

More information

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices. Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The July 30, 2002 1 Goal of this chapter Present intuitive understanding of device operation Introduction

More information

ECE606: Solid State Devices Lecture 23 MOSFET I-V Characteristics MOSFET non-idealities

ECE606: Solid State Devices Lecture 23 MOSFET I-V Characteristics MOSFET non-idealities ECE66: Solid State evices Lecture 3 MOSFET I- Characteristics MOSFET non-idealities Gerhard Klimeck gekco@purdue.edu Outline 1) Square law/ simplified bulk charge theory ) elocity saturation in simplified

More information

Quantum Corrections for Monte Carlo Simulation

Quantum Corrections for Monte Carlo Simulation Quantum Corrections for Monte Carlo Simulation Brian Winstead and Umberto Ravaioli Beckman Institute University of Illinois at Urbana-Champaign Outline Quantum corrections for quantization effects Effective

More information

Performance Analysis of Ultra-Scaled InAs HEMTs

Performance Analysis of Ultra-Scaled InAs HEMTs Purdue University Purdue e-pubs Birck and NCN Publications Birck Nanotechnology Center 2009 Performance Analysis of Ultra-Scaled InAs HEMTs Neerav Kharche Birck Nanotechnology Center and Purdue University,

More information

Nanoscale CMOS Design Issues

Nanoscale CMOS Design Issues Nanoscale CMOS Design Issues Jaydeep P. Kulkarni Assistant Professor, ECE Department The University of Texas at Austin jaydeep@austin.utexas.edu Fall, 2017, VLSI-1 Class Transistor I-V Review Agenda Non-ideal

More information

ECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University

ECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University NAME: PUID: : ECE 305 Exam 5 SOLUTIONS: April 17, 2015 Mark Lundstrom Purdue University This is a closed book exam. You may use a calculator and the formula sheet at the end of this exam. Following the

More information

Integrated Circuits & Systems

Integrated Circuits & Systems Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 10 MOSFET part 1 guntzel@inf.ufsc.br ual-well Trench-Isolated

More information

Lecture 29 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 20, 2007

Lecture 29 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 20, 2007 6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 29-1 Lecture 29 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 20, 2007 Contents: 1. Non-ideal and second-order

More information

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002 igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The evices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction

More information

The Devices. Jan M. Rabaey

The Devices. Jan M. Rabaey The Devices Jan M. Rabaey Goal of this chapter Present intuitive understanding of device operation Introduction of basic device equations Introduction of models for manual analysis Introduction of models

More information

Towards Atomistic Simulations of the Electro-Thermal Properties of Nanowire Transistors Mathieu Luisier and Reto Rhyner

Towards Atomistic Simulations of the Electro-Thermal Properties of Nanowire Transistors Mathieu Luisier and Reto Rhyner Towards Atomistic Simulations of the Electro-Thermal Properties of Nanowire Transistors Mathieu Luisier and Reto Rhyner Integrated Systems Laboratory ETH Zurich, Switzerland Outline Motivation Electron

More information

MOS Transistor Theory

MOS Transistor Theory CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS

More information

P. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions

P. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions P. R. Nelson 1 ECE418 - VLSI Midterm Exam Solutions 1. (8 points) Draw the cross-section view for A-A. The cross-section view is as shown below.. ( points) Can you tell which of the metal1 regions is the

More information

www.iue.tuwien.ac.at/wigner-wiki/ quantum r rmnh h h E a n = a E b n = b h h h n = 1 n = 1 n = 1 0.53 h h n h cos sin 1 1 N ψ = 1 N! ϕ n1 (x 1 ) ϕ n2 (x 1 ) ϕ nn (x 1 ) ϕ n1 (x 2 ) ϕ n2 (x 2

More information

A Theoretical Investigation of Surface Roughness Scattering in Silicon Nanowire Transistors

A Theoretical Investigation of Surface Roughness Scattering in Silicon Nanowire Transistors A Theoretical Investigation of Surface Roughness Scattering in Silicon Nanowire Transistors Jing Wang *, Eric Polizzi **, Avik Ghosh *, Supriyo Datta * and Mark Lundstrom * * School of Electrical and Computer

More information

Bandstructure Effects in Silicon Nanowire Electron Transport

Bandstructure Effects in Silicon Nanowire Electron Transport Purdue University Purdue e-pubs Birck and NCN Publications Birck Nanotechnology Center 6-15-2008 Bandstructure Effects in Silicon Nanowire Electron Transport Neophytos Neophytou Purdue University - Main

More information

A Tight-Binding Study of the Ballistic Injection Velocity for Ultrathin-Body SOI MOSFETs

A Tight-Binding Study of the Ballistic Injection Velocity for Ultrathin-Body SOI MOSFETs Purdue University Purdue e-pubs Other Nanotechnology Publications Birck Nanotechnology Center 3-1-2008 A Tight-Binding Study of the Ballistic Injection Velocity for Ultrathin-Body SOI MOSFETs Yang Liu

More information

A Compact Scattering Model for the Nanoscale Double-Gate MOSFET

A Compact Scattering Model for the Nanoscale Double-Gate MOSFET A Compact Scattering Model for the Nanoscale Double-Gate MOSET Anisur Rahman and Mark S. Lundstrom School of Electrical and Computer Engineering Purdue University West Lafayette, n 4797-185 ndex Terms:

More information

The Devices. Devices

The Devices. Devices The The MOS Transistor Gate Oxyde Gate Source n+ Polysilicon Drain n+ Field-Oxyde (SiO 2 ) p-substrate p+ stopper Bulk Contact CROSS-SECTION of NMOS Transistor Cross-Section of CMOS Technology MOS transistors

More information

EE 560 MOS TRANSISTOR THEORY

EE 560 MOS TRANSISTOR THEORY 1 EE 560 MOS TRANSISTOR THEORY PART 1 TWO TERMINAL MOS STRUCTURE V G (GATE VOLTAGE) 2 GATE OXIDE SiO 2 SUBSTRATE p-type doped Si (N A = 10 15 to 10 16 cm -3 ) t ox V B (SUBSTRATE VOLTAGE) EQUILIBRIUM:

More information

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2

More information

Two-Dimensional Quantum-Mechanical Modeling for Strained Silicon Channel of Double-Gate MOSFET

Two-Dimensional Quantum-Mechanical Modeling for Strained Silicon Channel of Double-Gate MOSFET Journal of the Korean Physical Society, Vol. 45, December 2004, pp. S909 S913 Two-Dimensional Quantum-Mechanical Modeling for Strained Silicon Channel of Double-Gate MOSFET Kidong Kim, Ohseob Kwon, Jihyun

More information

The Evolution of Theory on Drain Current Saturation Mechanism of MOSFETs from the Early Days to the Present Day

The Evolution of Theory on Drain Current Saturation Mechanism of MOSFETs from the Early Days to the Present Day The Evolution of Theory on Drain Current Saturation Mechanism of MOSFETs from the Early Days to the Present Day Peizhen Yang 1, W.S. Lau 1, Seow Wei Lai 2, V.L. Lo 2, S.Y. Siah 2 and L. Chan 2 3 1 Nanyang

More information

Lecture 04 Review of MOSFET

Lecture 04 Review of MOSFET ECE 541/ME 541 Microelectronic Fabrication Techniques Lecture 04 Review of MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) What is a Transistor? A Switch! An MOS Transistor V GS V T V GS S Ron D

More information

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2

More information

Lecture 1 Nanoscale MOSFETs. Course Structure Basic Concepts (1-38)

Lecture 1 Nanoscale MOSFETs. Course Structure Basic Concepts (1-38) Lecture 1 Nanoscale MOSFETs Course Structure Basic Concepts (1-38) 1 Course Layout 7.5 ECTS 7 Lectures 7 Excercises Written exam (t.b.d) Textbook: Nanoscale Transistors: Device Physics, Modeling and Simulation

More information

Lecture 5: CMOS Transistor Theory

Lecture 5: CMOS Transistor Theory Lecture 5: CMOS Transistor Theory Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline q q q q q q q Introduction MOS Capacitor nmos I-V Characteristics

More information

Semiconductor Physics Problems 2015

Semiconductor Physics Problems 2015 Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible

More information

Non-equilibrium Green's function (NEGF) simulation of metallic carbon nanotubes including vacancy defects

Non-equilibrium Green's function (NEGF) simulation of metallic carbon nanotubes including vacancy defects Purdue University Purdue e-pubs Other Nanotechnology Publications Birck Nanotechnology Center 6-1-2007 Non-equilibrium Green's function (NEGF) simulation of metallic carbon nanotubes including vacancy

More information

Performance Comparisons of III-V and strained-si in Planar FETs and Non-planar FinFETs at Ultrashort Gate Length (12nm)

Performance Comparisons of III-V and strained-si in Planar FETs and Non-planar FinFETs at Ultrashort Gate Length (12nm) Purdue University Purdue e-pubs Birck and NCN Publications Birck Nanotechnology Center 4-212 Performance Comparisons of III-V and strained-si in Planar and Non-planar Fin at Ultrashort Gate Length (12nm)

More information

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002 Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction

More information

Lecture 12: MOSFET Devices

Lecture 12: MOSFET Devices Lecture 12: MOSFET Devices Gu-Yeon Wei Division of Engineering and Applied Sciences Harvard University guyeon@eecs.harvard.edu Wei 1 Overview Reading S&S: Chapter 5.1~5.4 Supplemental Reading Background

More information

A Multi-Gate CMOS Compact Model BSIMMG

A Multi-Gate CMOS Compact Model BSIMMG A Multi-Gate CMOS Compact Model BSIMMG Darsen Lu, Sriramkumar Venugopalan, Tanvir Morshed, Yogesh Singh Chauhan, Chung-Hsun Lin, Mohan Dunga, Ali Niknejad and Chenming Hu University of California, Berkeley

More information

ECE 342 Electronic Circuits. 3. MOS Transistors

ECE 342 Electronic Circuits. 3. MOS Transistors ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to

More information

MOSFET: Introduction

MOSFET: Introduction E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major

More information

L ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling

L ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling L13 04202017 ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling Scaling laws: Generalized scaling (GS) p. 610 Design steps p.613 Nanotransistor issues (page 626) Degradation

More information

VLSI Design The MOS Transistor

VLSI Design The MOS Transistor VLSI Design The MOS Transistor Frank Sill Torres Universidade Federal de Minas Gerais (UFMG), Brazil VLSI Design: CMOS Technology 1 Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V

More information

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. Refinement. Last Time. No Field. Body Contact

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. Refinement. Last Time. No Field. Body Contact ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 6, 01 MOS Transistor Basics Today MOS Transistor Topology Threshold Operating Regions Resistive Saturation

More information

Application II: The Ballistic Field-E ect Transistor

Application II: The Ballistic Field-E ect Transistor Chapter 1 Application II: The Ballistic Field-E ect Transistor 1.1 Introduction In this chapter, we apply the formalism we have developed for charge currents to understand the output characteristics of

More information

Typical example of the FET: MEtal Semiconductor FET (MESFET)

Typical example of the FET: MEtal Semiconductor FET (MESFET) Typical example of the FET: MEtal Semiconductor FET (MESFET) Conducting channel (RED) is made of highly doped material. The electron concentration in the channel n = the donor impurity concentration N

More information

Scaling Issues in Planar FET: Dual Gate FET and FinFETs

Scaling Issues in Planar FET: Dual Gate FET and FinFETs Scaling Issues in Planar FET: Dual Gate FET and FinFETs Lecture 12 Dr. Amr Bayoumi Fall 2014 Advanced Devices (EC760) Arab Academy for Science and Technology - Cairo 1 Outline Scaling Issues for Planar

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 5: January 25, 2018 MOS Operating Regions, pt. 1 Lecture Outline! 3 Regions of operation for MOSFET " Subthreshold " Linear " Saturation!

More information

NANOSCALE MOSFETS: PHYSICS, SIMULATION AND DESIGN

NANOSCALE MOSFETS: PHYSICS, SIMULATION AND DESIGN NANOSCALE MOSFETS: PHYSICS, SIMULATION AND DESIGN A Thesis Submitted to the Faculty of Purdue University by Zhibin Ren In Partial Fulfillment of the Requirements for the Degree of Doctor of Philosophy

More information

Electrostatic Single-walled Carbon Nanotube (CNT) Field Effect Transistor Device Modeling

Electrostatic Single-walled Carbon Nanotube (CNT) Field Effect Transistor Device Modeling Electrostatic Single-walled Carbon Nanotube (CNT) Field Effect Transistor Device Modeling Henok Abebe The Service USC Viterbi School of Engineering Information Sciences Institute Collaborator Ellis Cumberbatch

More information

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1

More information

Designing a Carbon Nanotube Field-Effect Transistor with High Transition Frequency for Ultra-Wideband Application

Designing a Carbon Nanotube Field-Effect Transistor with High Transition Frequency for Ultra-Wideband Application Engineering, 2017, 9, 22-35 http://www.scirp.org/journal/eng ISSN Online: 1947-394X ISSN Print: 1947-3931 Designing a Carbon Nanotube Field-Effect Transistor with High Transition Frequency for Ultra-Wideband

More information

Simulating quantum transport in nanoscale MOSFETs: Ballistic hole transport, subband engineering and boundary conditions

Simulating quantum transport in nanoscale MOSFETs: Ballistic hole transport, subband engineering and boundary conditions Purdue University Purdue e-pubs Other Nanotechnology Publications Birck Nanotechnology Center 9-1-2003 Simulating quantum transport in nanoscale MOSFETs: Ballistic hole transport, subband engineering and

More information

FIELD-EFFECT TRANSISTORS

FIELD-EFFECT TRANSISTORS FIEL-EFFECT TRANSISTORS 1 Semiconductor review 2 The MOS capacitor 2 The enhancement-type N-MOS transistor 3 I-V characteristics of enhancement MOSFETS 4 The output characteristic of the MOSFET in saturation

More information

Negative Capacitance Tunnel Field Effect Transistor: A Novel Device with Low Subthreshold Swing and High ON Current

Negative Capacitance Tunnel Field Effect Transistor: A Novel Device with Low Subthreshold Swing and High ON Current Negative Capacitance Tunnel Field Effect Transistor: A Novel Device with Low Subthreshold Swing and High ON Current Nadim Chowdhury, S. M. Farhaduzzaman Azad and Quazi D.M. Khosru Department of Electrical

More information

Chapter 5 MOSFET Theory for Submicron Technology

Chapter 5 MOSFET Theory for Submicron Technology Chapter 5 MOSFET Theory for Submicron Technology Short channel effects Other small geometry effects Parasitic components Velocity saturation/overshoot Hot carrier effects ** Majority of these notes are

More information

Three-Dimensional Electrostatic Effects of Carbon Nanotube Transistors

Three-Dimensional Electrostatic Effects of Carbon Nanotube Transistors Three-Dimensional Electrostatic Effects of Carbon Nanotube Transistors Neophytos Neophytou, Jing Guo* and Mark Lundstrom School of ECE, Purdue University, West Lafayette, IN, 47907 *Department of ECE,

More information

Chapter 3 Device Physics and Performance Potential of III-V Field-Effect Transistors

Chapter 3 Device Physics and Performance Potential of III-V Field-Effect Transistors Chapter 3 Device Physics and Performance Potential of III-V Field-Effect Transistors Yang Liu, Himadri S. Pal, Mark S. Lundstrom, Dae-Hyun Kim, Jesús A. del Alamo and Dimitri A. Antoniadis Abstract The

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor

More information

Subband engineering for p-type silicon ultra-thin layers for increased carrier velocities: An atomistic analysis. Abstract

Subband engineering for p-type silicon ultra-thin layers for increased carrier velocities: An atomistic analysis. Abstract Subband engineering for p-type silicon ultra-thin layers for increased carrier velocities: An atomistic analysis Neophytos Neophytou, Gerhard Klimeck* and Hans Kosina Institute for Microelectronics, TU

More information

Long-channel MOSFET IV Corrections

Long-channel MOSFET IV Corrections Long-channel MOSFET IV orrections Three MITs of the Day The body ect and its influence on long-channel V th. Long-channel subthreshold conduction and control (subthreshold slope S) Scattering components

More information

A Compact Analytical Modelling of the Electrical Characteristics of Submicron Channel MOSFETs

A Compact Analytical Modelling of the Electrical Characteristics of Submicron Channel MOSFETs ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 11, Number 4, 2008, 383 395 A Compact Analytical Modelling of the Electrical Characteristics of Submicron Channel MOSFETs Andrei SEVCENCO,

More information

EE105 - Fall 2005 Microelectronic Devices and Circuits

EE105 - Fall 2005 Microelectronic Devices and Circuits EE105 - Fall 005 Microelectronic Devices and Circuits ecture 7 MOS Transistor Announcements Homework 3, due today Homework 4 due next week ab this week Reading: Chapter 4 1 ecture Material ast lecture

More information

Section 12: Intro to Devices

Section 12: Intro to Devices Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si

More information