4.5 (A4.3) - TEMPERATURE INDEPENDENT BIASING (BANDGAP)

Size: px
Start display at page:

Download "4.5 (A4.3) - TEMPERATURE INDEPENDENT BIASING (BANDGAP)"

Transcription

1 emp. Indep. Biasing (7/14/00) Page (A4.3) - EMPERAURE INDEPENDEN BIASING (BANDGAP) INRODUCION Objective he objective of this presentation is: 1.) Introduce the concept of a bandgap reference 2.) Show circuits that implement the bandgap reference 3.) Show how to improve the performance of the bandgap reference Outline Introduction Development of the bandgap circuit Bandgap reference circuits Improved bandgap reference circuits Summary

2 emp. Indep. Biasing (7/14/00) Page 2 emperature Stable References he previous reference circuits failed to provide small values of temperature coefficient although sufficient power supply independence was achieved. his section introduces the bandgap voltage concept combined with power supply independence to create a very stable voltage reference in regard to both temperature and power supply variations. Bandgap Voltage Reference Principle he principle of the bandgap voltage reference is to balance the negative temperature coefficient of a pn junction with the positive temperature coefficient of the thermal voltage, V t = k/q. Concept: V DD I 1 V BE -2mV/ C -V BE V t 0.085mV/ C Σ V REF = V BE KV t V t = k q K KV t Fig Result: References with C F s approaching 10 ppm/ C.

3 emp. Indep. Biasing (7/14/00) Page 3 DEVELOPMEN OF HE BANDGAP REFERENCE CIRCUI Derivation of the emperature Coefficient of the Base-Emitter Voltage o achieve small C F 's we must know the C F of V BE more precisely than approximately -2mV/ C. 1.) Start with the collector current density, J C : qd n n po J C = W exp V BE B where, V t J C = I C /Area = collector current density D n = average diffusion constant for electrons W B = base width, V BE = base-emitter voltage V t = k q k = Boltzmann's constant (1.38x10-23J/ K), = Absolute temperature n po = n i 2/N A = equilibrium concentration of electrons in the base n i 2 = D 3 exp -V GO V t = intrinsic concentration of carriers D = temperature independent constant V GO = bandgap voltage of silicon (1.205V) N A = acceptor impurity concentration

4 emp. Indep. Biasing (7/14/00) Page 4 Derivation of the emperature Coefficient of the Base-Emitter Voltage - Continued 2.) Combine the above relationships into one: qd n J C = N A W D 3 exp V BE - V GO B V = A γ exp V BE - V GO t V t where, γ = 3 3.) he value of J C at a reference temperature of = 0 is γ J C0 = A q 0 exp k (V BE - V GO ) 0 while the value of J C at a general temperature,, is J C = A γ exp q k (V BE - V GO ) 4.) he ratio of J C /J C0 can be expressed as, J C J = C0 γ exp q V BE - V G0 0 k - V BE0 - V G0 0 or ln J C J = γ ln C0 q 0 k V BE - V GO - (V BE0 - V GO ) 0 where V BE0 is the value of V BE at = 0. 5.) Solving for V BE from the above results gives, V BE () = V GO 1 - V BE0 0 γk 0 q ln 0 J C J C0 k q ln

5 emp. Indep. Biasing (7/14/00) Page 5 Derivation of the emperature Coefficient of the Base-Emitter Voltage - Continued 6.) Next, assume J C Τ α and find V BE /. V BE = V GO 1- - V GO 0 0 V BE0 0 γk q ln( 0 /) ln 0 7.) Assume that = 0 which means J C = J C0. Since, V GO / = 0, V BE 8.) Note that, ln( 0 /) herefore, V BE = 0 = 0 = - V GO 0 = 0 ( 0 /) = - V GO 0 V BE0 0 γk q = = -1 and V BE0 - γk 0 q αk q ln( 0 /) or ln(j C /J C0 ) Τ (γk/q) k ln(j C /J C0 ) q Τ V BE = J C0 J C (J C /J C0 ) k ln(j C /J C0 ) q Τ = J C0 J C α J C J C0 = 0 = V BE0 - V GO (α - γ) k 0 q ypical values of α and γ are 1 and 3.2. herefore, if V BE0 = 0.6V, then at room temperature: k q ln J C J C0 = α V BE = 0 = (1-3.2) = = mV/ C Derivation of the emperature Coefficient of the hermal Voltage (k/q) 1.) Consider two identical pn junctions having different current densities,

6 emp. Indep. Biasing (7/14/00) Page 6 V DD V DD I C1 I C2 V BE - A E1 Q1 Q2 AE2 Fig ) Find ( V BE )/, V BE = V BE1 - V BE2 = k q ln ( V BE ) J C1 = V t ln J = k C2 q ln J C1 J C2 J C1 J C2

7 emp. Indep. Biasing (7/14/00) Page 7 Derivation of the Gain, K, for the Bandgap Voltage Reference 1.) In order to achieve a zero temperature coefficient at = 0, the following equation must be satisfied: V BE ( V BE ) 0 = = 0 K" Τ where K" is a constant that satisfies the equation. 2.) herefore, we get V t0 J C1 J C2 0 = K" ln 0 V BE0 - V GO 0 3.) Define K = K" ln J C1 J, therefore C2 (α - γ)v t0 0 0 = K V t0 0 V BE0 - V GO 0 (α - γ)v t0 0 4.) Solving for K gives K = V GO - V BE0 - V t0 (α-γ) V t0 Assuming that J C1 /J C2 = A E1 /A E2 = 10 and V BE0 = 0.6V gives, (2.2)(0.026) K = = ) he output voltage of the bandgap voltage reference is found as, V REF = V BE0 KV t0 = V BE0 V GO - V BE0 (γ-α)v t0 or V REF = V GO (γ-α)v t0 = 0 For the previous values, V REF = (2.2) = 1.262V.

8 emp. Indep. Biasing (7/14/00) Page 8 Variation of the Bandgap Reference Voltage with respect to emperature he previous derivation is only valid at a given temperature, 0. As the temperature changes away from 0, the value of V REF / is no longer zero. Illustration: V (V) REF V REF = 0 0 = 400 K V REF = 0 0 = 300 K V REF = = 200 K C Fig Bandgap Curvature Correction will be necessary for low ppm/c bandgap references.

9 emp. Indep. Biasing (7/14/00) Page 9 Classical Widlar Bandgap Voltage Reference BANDGAP REFERENCE CIRCUIS Operation: V BE1 = V BE2 I 2 R 3 gives V BE = V BE1 - V BE2 = I 2 R 3 But, V BE = V t ln I 1 I - V t ln I 2 s1 I = V t ln I 1I s2 s2 I 2 I s1 Assume V BE1 V BE3, we get I 1 R 1 = I 2 R 2 herefore, I 2 = V BE R = V t 3 R ln I 1I s2 3 I 2 I s1 Now we can express V REF as = V t R ln R 2I s2 3 R 1 I s1 V REF = I 2 R 2 V BE3 = R 2 R V t ln R 2I s2 3 R 1 I V BE3 = KV t V BE s1 Design R 1, R 2, I s1, and I s2 to get the desired K. Example: V CC I 1 R 1 R 2 I 2 Q1 R 3 Q4 Q2 Q3 I V ref - Fig Let K = 25 and I s2 = 10I s1 and design R 1, R 2, and R 3. Choose R 2 = 10R 1 = 10kΩ. ln(100) = herefore R 2 /R 3 = 25/4.602 or R 3 = R 2 / = 1.842kΩ. R.J. Widlar, New Developments in IC Voltage Regulators, IEEE J. of Solid-State Circuits, Vol. SC-6, pp. 2-7, February 1971.

10 emp. Indep. Biasing (7/14/00) Page 10 A CMOS Bandgap Reference using PNP Lateral BJs Bootstrapped Voltage Reference using PNP Laterals- R 3 V DD R 2 M3 V REF Q1 Q2 I REF R 4 - I 2 I 1 R 1 M1 M2 V SS Fig I 1 I 2 = V BE1 - V BE2 R = V t 2 R 2 ln I - ln s1 I = V t s2 R ln 2 I = V t s1 R ln 2 A E1 if I 1 = I 2 which is forced by the current mirror consisting of M1 and M2. R 1 V REF = V BE1 I 1 R 1 = V BE1 R ln 2 I 2 A E2 A E1 I s2 V t = V BE1 KV t While an op amp could be used to make I 1 = I 2 it suffers from offset and noise and leads to deterioration of the bandgap temperature performance. V REF is with respect to V DD and therefore is susceptible to changes on V DD. A E2

11 emp. Indep. Biasing (7/14/00) Page 11 A CMOS Bandgap Reference using Substrate PNP BJs M7 M8 Operation: M5 M6 M9 M10 he cascode mirror (M5-M8) keeps the currents in Q1, Q2, and Q3 identical. hus, V BE1 = I 2 R V BE2 or M3 M1 R M4 M2 kr Q1 Q2 Q3 1 n n V REF - I 2 = V t R ln( n ) herefore, V REF = V BE3 I 2 (kr) = V BE3 kv t ln(n) Use k and n to design the desired value of K (n is an integer greater than 1). V SS Fig

12 emp. Indep. Biasing (7/14/00) Page 12 Weak Inversion Bandgap Voltage Reference Circuit: M2 I D2 M1 M4 V R1 R 1 I D4 M3 - V DD V SS V R2 Analysis: For the p-channel transistors: I D = I DO (W/L) exp V BG where V t = k/q. nv t exp -V BS -V BD V t V t - exp V BG If V BD >> V t, then I D = I DO (W/L) exp nv - V BS t V. t he various transistor currents can be expressed as: I D1 = I D2 = I DO (W 2 /L 2 ) exp V BG2 nv and I D3 = I D4 = I DO (W 4 /L 4 ) exp V BG4 t nv - V BS4 t V t Note that V BG2 = V BG4 and V BS4 = V R1. herefore, I D1 I = W 2/L 2 D3 W 4 /L exp V R1 4 V t where V R1 = V t ln W 1W 4 L 2 L 3 L 1 L 4 W 2 W and I R1 = V R1 3 R 1 Q5 - R 2 M6 V ref - Fig

13 emp. Indep. Biasing (7/14/00) Page 13 Weak Inversion Bandgap Voltage Reference - Continued he reference voltage can be expressed as, V REF = R 2 I 6 V BE5 However, I 6 = W 6L 3 L 6 W I R1 = W 6L 3 V t 3 L 6 W 3 R ln W 1W 4 L 2 L 3 1 L 1 L 4 W 2 W. 3 Substituting I 6 and the previously derived expression for V BE () in V REF gives, V REF = W 6L 3 R 2 L 6 W 3 R V t ln W 1W 4 L 2 L 3 1 L 1 L 4 W 2 W V GO 1-3 V BE0 0 3V t ln 0 o achieve V REF / = 0 at = 0, we get 0 V REF k q = R 2 R 1 W 6L 3 L 6 W ln W 1W 4 L 2 L 3 3 L 1 L 4 W 2 W 3 - V GO 0 V BE0 0 3k q herefore, R 2 W 6 L 3 R 1 L 6 W ln W 1W 4 L 2 L 3 q 3 L 1 L 4 W 2 W = 3 k (V GO - V BE0 ) Under the above constraint, V REF has an approximate zero value of temperature coefficient at = 0 and has a value of V REF = V GO 3k q 1 ln 0 = V GO 3k q Practical values of V REF / for the weak inversion bandgap are less than 100 ppm/ C.

14 emp. Indep. Biasing (7/14/00) Page 14 IMPROVEMEN OF HE BANDGAP REFERENCE CIRCUI Curvature Correction echniques: Squared PA Correction: V BE V PA Voltage V PA 2 V BE loop emperature coefficient 1-20 ppm/ C V Ref = V BE V PA V PA 2 emperature Fig M. Gunaway, et. al., A Curvature-Corrected Low-Voltage Bandgap Reference, IEEE Journal of Solid- State Circuits, vol. 28, no. 6, pp , June ß compensation I. Lee et. al., Exponential Curvature-Compensated BiCMOS Bandgap References, IEEE Journal of Solid-State Circuits, vol. 29, no. 11, pp , Nov Nonlinear cancellation G.M. Meijer et. al., A New Curvature-Corrected Bandgap Reference, IEEE Journal of Solid-State Circuits, vol. 17, no. 6, pp , December 1982.

15 emp. Indep. Biasing (7/14/00) Page 15 V BE Loop Curvature Correction echnique Circuit: where V DD I VBE I NL V DD V DD I PA IPA Q n1 x1 V t = k/q I c1 and I c2 are the collector currents of Q n1 and Q n2, respectively R x = a resistor used to define I PA R 2 I VBE V BE R 2 V t VDD 3-Output Current Mirror (I VBE I NL ) R 3 I NL I Constant Q n2 x2 2I PA I PA V REF = R 3 ln I NL I I PA R 1 constant emperature coefficient 3 ppm/ C with a total quiescent current of 95µA. V REF R 1 Fig Operation: I NL = V BE1 -V BE2 R = V t I c1 A 2 3 R 3 ln A 1 I c2 = V t 2I PA R 3 ln I NL I Constant where I constant = I NL I PA I VBE I NL V t R V BE x R 2 (a quasi-temperature independent current subject to the temperature coefficient of the resistors)

16 emp. Indep. Biasing (7/14/00) Page 16 ß Compensation Curvature Correction echnique Circuit: Operation: V V REF = V BE B A (1ß) R V BE A B in ß where I=A I=B A and B are constant R B 1ß V REF Fig = temperature he temperature dependence of ß is ß() e -1/ ß() = Ce -1/ V REF = V BE () A Be1/ C Not good for small values of V in. V in V REF V sat. = V GO V sat. = 1.4V R

17 emp. Indep. Biasing (7/14/00) Page 17 Nonlinear Cancellation Curvature Correction echnique Objective: Eliminate nonlinear term from the base-emitter. Result: 0.5 ppm/ C from -25 C to 85 C. Operation: From above, V REF = V PA 4V BE (I PA ) - 3V BE (I Constant ) Note that, I PA I c Τ 1 α = 1 and I constant I c 0 α = 0, Previously we found, V BE () V GO - 0 [ ] so that V GO -V BE ( 0 ) -(γ -α)v t ln V BE (I PA ) =V GO - 0 [ ] and 0 V GO -V BE ( 0 ) -(γ -1)V t ln V BE (I Constant ) =V GO - 0 [ ] V GO -V BE ( 0 ) -γv t ln Combining the above relationships gives, 0 0 V REF () = V PA V GO - 0 [V GO - V BE ( 0 )] - [γ - 4] V t ln 0 R1 V CC I PA V BE V PA V REF Conventional Bandgap Reference I PA Q4 Q3 Q2 Q1 V CC Q8 V BE V PA R1 R 2 I Constant V = REF R2 Q7 Q6 Q5 V REF Curvature Corrected Bandgap Reference Fig If γ 4, then V REF () V PA V GO 1 - V BE ( 0 ) 0 0

18 emp. Indep. Biasing (7/14/00) Page 18 Other Characteristics of Bandgap Voltage References Noise Voltage references for high-resolution A/D converters are particularly sensitive to noise. Noise sources: Op amp, resistors, switches, etc. PSRR Maximize the PSRR of the op amp. Offset Voltages Becomes a problem when op amps are used. or V BE2 = V BE1 V R1 V OS i C2A E1 V BE = V BE2 - V BE1 = V R1 V OS = V t ln i C1 A E2 i C2 R 3 = i C1 R 2 - V OS i C2 i = R 2 C1 R - V OS 3 i C1 R = R 2 3 R 3 1 V OS i C1 R 2 herefore, V R1 = -V OS V t ln R 2A E1 R 3 A E2 1 V OS i C1 R 2 V REF = V BE2 - V OS i C1 R 2 = V BE2 - V OS R R 2 = V 1 BE2 - V OS R V 1 R1 V R1 V REF = V BE2 - V OS 1 R 2 R R 2 1 R V t ln R 2A E1 1 R 3 A E2 1 - V OS i C1 R 2 V CC Q2 Q1 R 1 V R1 V - OS i C2 i C1 R 3 R 2 BGR01 V EE R 2 V REF - -

19 emp. Indep. Biasing (7/14/00) Page 19 How do you get a Stable Reference Current from the Bandgap? Assume that a temperature stable reference voltage is available (i.e. bandgap reference) and use the zero C NMOS current sink. he problem is that V REF may not be equal to the value of V GS that gives zero C. V GS = I R2 R 2 = R 2 dv GS R 2 V REF V REF R 2 I R1 R = 1 R V REF 1 R 1 1:1 Current Mirror V DD 1:1 Current Mirror dv REF I R2 R 2 d = dv REF R 1 d V REF dr 2 R 1 d - R 2 dr 1 R 2 1 d = R 2 R 1 d dr 2 d - dr 1 d If the temperature coefficients of R 1 and R 2 are equal dr 1 d = dr 2 d, then dv GS d = R 2 dv REF R 1 d V GS - I REF Fig and V GS is proportional to the temperature dependence of V REF. If the MOSFE is biased at the zero C point, then the current should have the same dependence on temperature as V REF.

20 emp. Indep. Biasing (7/14/00) Page 20 Practical Aspects of emperature-independent and Supply-Independent Biasing A temperature-independent and supply-independent current source and its distribution: V DD M7 M5 M8 M6 R 3 R 4 M9 M10 Bandgap Voltage, V BG M3 M4 - M11 M13 M15 M17 M19 M1 M2 M12 M14 M16 M18 M20 Constant current: Q1 I PA R1 R 2 Q2 xn Q3 I REF R ext o Slave Bias Ckt. I REF = V BG R ext where V BG = V BE3 I PA R 2 = V BE3 V R 1 ln(n) R 2 o Slave Bias Ckt. Fig

21 emp. Indep. Biasing (7/14/00) Page 21 Practical Aspects of Bias Distribution Circuits - Continued Distribution of the current avoids change in bias voltage due to IR drop in bias lines. Slave bias circuit: V DD VPBias1 From Master Bias I b I b V PBias2 V NBias2 V NBias1 Fig

22 emp. Indep. Biasing (7/14/00) Page 22 SUMMARY OF BANDGAP REFERENCES Summary Bandgap voltage references can achieve temperature dependence less than 50 ppm/ C Bandgap voltage references are also independent of power supply Correction of second-order effects in the bandgap voltage reference can achieve very stable (1 ppm/ C) voltage references. Watch out for second-order effects such as noise when using the bandgap voltage reference in sensitive applications.

23 emp. Indep. Biasing (7/14/00) Page 23

ECE-342 Test 2 Solutions, Nov 4, :00-8:00pm, Closed Book (one page of notes allowed)

ECE-342 Test 2 Solutions, Nov 4, :00-8:00pm, Closed Book (one page of notes allowed) ECE-342 Test 2 Solutions, Nov 4, 2008 6:00-8:00pm, Closed Book (one page of notes allowed) Please use the following physical constants in your calculations: Boltzmann s Constant: Electron Charge: Free

More information

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 105: Microelectronic Devices and Circuits Spring 2008 MIDTERM EXAMINATION #1 Time

More information

SPICE SIMULATIONS OF CURRENT SOURCES BIASING OF LOW VOLTAGE

SPICE SIMULATIONS OF CURRENT SOURCES BIASING OF LOW VOLTAGE SPICE SIMULATIONS OF CURRENT SOURCES BIASING OF LOW VOLTAGE MONICA-ANCA CHITA, MIHAI IONESCU Key words: Bias circuits, Current mirrors, Current sources biasing of low voltage, SPICE simulations. In this

More information

Piecewise Curvature-Corrected Bandgap Reference in 90 nm CMOS

Piecewise Curvature-Corrected Bandgap Reference in 90 nm CMOS IJSTE - International Journal of Science Technology & Engineering Volume 1 Issue 2 August 2014 ISSN(online) : 2349-784X Piecewise Curvature-Corrected Bandgap Reference in 90 nm CMOS P R Pournima M.Tech

More information

A Low Power Bandgap Voltage Reference with Nonlinear Voltage Curvature Compensation

A Low Power Bandgap Voltage Reference with Nonlinear Voltage Curvature Compensation 2016 3 rd International Conference on Engineering echnology and Application (ICEA 2016) ISBN: 978-1-60595-383-0 A Low Power Bandgap Voltage Reference with Nonlinear Voltage Curvature Compensation Shuowei

More information

At point G V = = = = = = RB B B. IN RB f

At point G V = = = = = = RB B B. IN RB f Common Emitter At point G CE RC 0. 4 12 0. 4 116. I C RC 116. R 1k C 116. ma I IC 116. ma β 100 F 116µ A I R ( 116µ A)( 20kΩ) 2. 3 R + 2. 3 + 0. 7 30. IN R f Gain in Constant Current Region I I I C F

More information

Biasing the CE Amplifier

Biasing the CE Amplifier Biasing the CE Amplifier Graphical approach: plot I C as a function of the DC base-emitter voltage (note: normally plot vs. base current, so we must return to Ebers-Moll): I C I S e V BE V th I S e V th

More information

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics Lena Peterson 2015-10-13 Outline (1) Why is the CMOS inverter gain not infinite? Large-signal

More information

figure shows a pnp transistor biased to operate in the active mode

figure shows a pnp transistor biased to operate in the active mode Lecture 10b EE-215 Electronic Devices and Circuits Asst Prof Muhammad Anis Chaudhary BJT: Device Structure and Physical Operation The pnp Transistor figure shows a pnp transistor biased to operate in the

More information

Bipolar Junction Transistor (BJT) - Introduction

Bipolar Junction Transistor (BJT) - Introduction Bipolar Junction Transistor (BJT) - Introduction It was found in 1948 at the Bell Telephone Laboratories. It is a three terminal device and has three semiconductor regions. It can be used in signal amplification

More information

Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1

Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1 Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1 LECTURE 310 OPEN-LOOP COMPARATORS LECTURE ORGANIZATION Outline Characterization of comparators Dominant pole, open-loop comparators Two-pole, open-loop

More information

Semiconductor Physics Problems 2015

Semiconductor Physics Problems 2015 Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible

More information

EE5311- Digital IC Design

EE5311- Digital IC Design EE5311- Digital IC Design Module 1 - The Transistor Janakiraman V Assistant Professor Department of Electrical Engineering Indian Institute of Technology Madras Chennai October 28, 2017 Janakiraman, IITM

More information

Class AB Output Stage

Class AB Output Stage Class AB Output Stage Class AB amplifier Operation Multisim Simulation - VTC Class AB amplifier biasing Widlar current source Multisim Simulation - Biasing 1 Class AB Operation v I V B (set by V B ) Basic

More information

Circle the one best answer for each question. Five points per question.

Circle the one best answer for each question. Five points per question. ID # NAME EE-255 EXAM 3 November 8, 2001 Instructor (circle one) Talavage Gray This exam consists of 16 multiple choice questions and one workout problem. Record all answers to the multiple choice questions

More information

BJT Biasing Cont. & Small Signal Model

BJT Biasing Cont. & Small Signal Model BJT Biasing Cont. & Small Signal Model Conservative Bias Design (1/3, 1/3, 1/3 Rule) Bias Design Example Small-Signal BJT Models Small-Signal Analysis 1 Emitter Feedback Bias Design R B R C V CC R 1 R

More information

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices Electronic Circuits 1 Transistor Devices Contents BJT and FET Characteristics Operations 1 What is a transistor? Three-terminal device whose voltage-current relationship is controlled by a third voltage

More information

ESE319 Introduction to Microelectronics. BJT Biasing Cont.

ESE319 Introduction to Microelectronics. BJT Biasing Cont. BJT Biasing Cont. Biasing for DC Operating Point Stability BJT Bias Using Emitter Negative Feedback Single Supply BJT Bias Scheme Constant Current BJT Bias Scheme Rule of Thumb BJT Bias Design 1 Simple

More information

CARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130

CARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130 ALETON UNIVESITY FINAL EXAMINATION December 005 DUATION 3 HOUS No. of Students 130 Department Name & ourse Number: Electronics ELE 3509 ourse Instructor(s): Prof. John W. M. ogers and alvin Plett AUTHOIZED

More information

The Devices. Jan M. Rabaey

The Devices. Jan M. Rabaey The Devices Jan M. Rabaey Goal of this chapter Present intuitive understanding of device operation Introduction of basic device equations Introduction of models for manual analysis Introduction of models

More information

The current source. The Active Current Source

The current source. The Active Current Source V ref + - The current source Minimum noise euals: Thevenin Norton = V ref DC current through resistor gives an increase of /f noise (granular structure) Accuracy of source also determined by the accuracy

More information

0.9V, 5nW, 9ppm/C Resistorless Sub- Bandgap Voltage Reference in 0.18um CMOS

0.9V, 5nW, 9ppm/C Resistorless Sub- Bandgap Voltage Reference in 0.18um CMOS 0.9V, 5nW, 9ppm/C Resistorless Sub- Bandgap Voltage Reference in 0.18um CMOS Oscar Mattia, Hamilton Klimach and Sergio Bampi Microelectronics Graduate Program Electrical Engineering Department & Informatics

More information

Electronic Circuits Summary

Electronic Circuits Summary Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent

More information

Chapter 13 Small-Signal Modeling and Linear Amplification

Chapter 13 Small-Signal Modeling and Linear Amplification Chapter 13 Small-Signal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 13-1 Chapter Goals Understanding of concepts related to: Transistors

More information

V in (min) and V in (min) = (V OH -V OL ) dv out (0) dt = A p 1 V in = = 10 6 = 1V/µs

V in (min) and V in (min) = (V OH -V OL ) dv out (0) dt = A p 1 V in = = 10 6 = 1V/µs ECE 642, Spring 2003 - Final Exam Page FINAL EXAMINATION (ALLEN) - SOLUTION (Average Score = 9/20) Problem - (20 points - This problem is required) An open-loop comparator has a gain of 0 4, a dominant

More information

Homework Assignment 08

Homework Assignment 08 Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance

More information

Lecture 050 Followers (1/11/04) Page ECE Analog Integrated Circuits and Systems II P.E. Allen

Lecture 050 Followers (1/11/04) Page ECE Analog Integrated Circuits and Systems II P.E. Allen Lecture 5 Followers (1/11/4) Page 51 LECTURE 5 FOLLOWERS (READING: GHLM 344362, AH 221226) Objective The objective of this presentation is: Show how to design stages that 1.) Provide sufficient output

More information

A High-Order Compensated Op-amp-less Bandgap Reference with 39 ppm/ºc over -260~125 ºC Temperature Range and -50 db PSRR

A High-Order Compensated Op-amp-less Bandgap Reference with 39 ppm/ºc over -260~125 ºC Temperature Range and -50 db PSRR A High-Order Compensated Op-amp-less Bandgap Reference with 39 ppm/ºc over -26~125 ºC Temperature Range and -5 db PSRR Hechen Wang, Student Member, IEEE, Fa Foster Dai, Fellow, IEEE, and Michael Hamilton,

More information

EE 321 Analog Electronics, Fall 2013 Homework #3 solution

EE 321 Analog Electronics, Fall 2013 Homework #3 solution EE 32 Analog Electronics, Fall 203 Homework #3 solution 2.47. (a) Use superposition to show that the output of the circuit in Fig. P2.47 is given by + [ Rf v N + R f v N2 +... + R ] f v Nn R N R N2 R [

More information

CMOS Devices. PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors

CMOS Devices. PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors CMOS Devices PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors PN Junctions Diffusion causes depletion region D.R. is insulator and establishes barrier

More information

Systematic Design of Operational Amplifiers

Systematic Design of Operational Amplifiers Systematic Design of Operational Amplifiers Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 10-05 061 Table of contents Design of Single-stage OTA Design of

More information

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel

More information

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS 1

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS 1 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS 1 BiCMOS-Based Compensation: Toward Fully Curvature-Corrected Bandgap Reference Circuits Yi Huang, Student Member, IEEE, Li Zhu, Student Member,

More information

Lecture 140 Simple Op Amps (2/11/02) Page 140-1

Lecture 140 Simple Op Amps (2/11/02) Page 140-1 Lecture 40 Simple Op Amps (2//02) Page 40 LECTURE 40 SIMPLE OP AMPS (READING: TextGHLM 425434, 453454, AH 249253) INTRODUCTION The objective of this presentation is:.) Illustrate the analysis of BJT and

More information

Digital Integrated CircuitDesign

Digital Integrated CircuitDesign Digital Integrated CircuitDesign Lecture 5a Bipolar Transistor Dep. Region Neutral Base n(0) b B C n b0 P C0 P e0 P C xn 0 xp 0 x n(w) b W B Adib Abrishamifar EE Department IUST Contents Bipolar Transistor

More information

Errata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg

Errata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg Errata 2 nd Ed. (5/22/2) Page Errata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg Page Errata 82 Line 4 after figure 3.2-3, CISW CJSW 88 Line between Eqs. (3.3-2)

More information

Bandgap References and Discrete Time Signals (chapter 8 + 9)

Bandgap References and Discrete Time Signals (chapter 8 + 9) Bandgap References and Discrete Time Signals (chapter 8 + 9) Tuesday 9th of February, 2010 Snorre Aunet, sa@ifi.uio.no Nanoelectronics Group, Dept. of Informatics Office 3432 Last time Tuesday 2nd of February,

More information

University of Toronto. Final Exam

University of Toronto. Final Exam University of Toronto Final Exam Date - Dec 16, 013 Duration:.5 hrs ECE331 Electronic Circuits Lecturer - D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last

More information

CMOS LOGARITHMIC CURVATURE-CORRECTED VOLTAGE REFERENCE BY USING A MULTIPLE DIFFERENTIAL STRUCTURE

CMOS LOGARITHMIC CURVATURE-CORRECTED VOLTAGE REFERENCE BY USING A MULTIPLE DIFFERENTIAL STRUCTURE CMOS LOGARIHMIC CURAURE-CORRECED OLAGE REFERENCE BY USING A MULIPLE DIFFERENIAL SRUCURE COSMIN POPA Key words: emperature behavior, Superior-order curvature-correction techniue, oltage references. A new

More information

Semiconductor Physics fall 2012 problems

Semiconductor Physics fall 2012 problems Semiconductor Physics fall 2012 problems 1. An n-type sample of silicon has a uniform density N D = 10 16 atoms cm -3 of arsenic, and a p-type silicon sample has N A = 10 15 atoms cm -3 of boron. For each

More information

University of Pittsburgh

University of Pittsburgh University of Pittsburgh Experiment #8 Lab Report The Bipolar Junction Transistor: Characteristics and Models Submission Date: 11/6/2017 Instructors: Dr. Minhee Yun John Erickson Yanhao Du Submitted By:

More information

GEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering

GEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering NAME: GEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering ECE 4430 Third Exam Closed Book and Notes Fall 2002 November 27, 2002 General Instructions: 1. Write on one side of the

More information

EE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET

EE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET EE 230 Lecture 33 Nonlinear Circuits and Nonlinear Devices Diode BJT MOSFET Review from Last Time: n-channel MOSFET Source Gate L Drain W L EFF Poly Gate oxide n-active p-sub depletion region (electrically

More information

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012 /3/ 9 January 0 Study the linear model of MOS transistor around an operating point." MOS in saturation: V GS >V th and V S >V GS -V th " VGS vi - I d = I i d VS I d = µ n ( L V V γ Φ V Φ GS th0 F SB F

More information

Whereas the diode was a 1-junction device, the transistor contains two junctions. This leads to two possibilities:

Whereas the diode was a 1-junction device, the transistor contains two junctions. This leads to two possibilities: Part Recall: two types of charge carriers in semiconductors: electrons & holes two types of doped semiconductors: n-type (favor e-), p-type (favor holes) for conduction Whereas the diode was a -junction

More information

Circuits. L2: MOS Models-2 (1 st Aug. 2013) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number

Circuits. L2: MOS Models-2 (1 st Aug. 2013) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number EE610: CMOS Analog Circuits L: MOS Models- (1 st Aug. 013) B. Mazhari Dept. of EE, IIT Kanpur 3 NMOS Models MOS MODEL Above Threshold Subthreshold ( GS > TN ) ( GS < TN ) Saturation ti Ti Triode ( DS >

More information

A new curvature-corrected CMOS bandgap voltage reference

A new curvature-corrected CMOS bandgap voltage reference A new curvature-corrected CMOS bandgap voltage reference Ruhaifi Abdullah Zawawi a) and Othman Sidek Collaborative Microelectronic Design Excellence Centre (CEDEC), Universiti Sains Malaysia (USM), Engineering

More information

Quick Review. ESE319 Introduction to Microelectronics. and Q1 = Q2, what is the value of V O-dm. If R C1 = R C2. s.t. R C1. Let Q1 = Q2 and R C1

Quick Review. ESE319 Introduction to Microelectronics. and Q1 = Q2, what is the value of V O-dm. If R C1 = R C2. s.t. R C1. Let Q1 = Q2 and R C1 Quick Review If R C1 = R C2 and Q1 = Q2, what is the value of V O-dm? Let Q1 = Q2 and R C1 R C2 s.t. R C1 > R C2, express R C1 & R C2 in terms R C and ΔR C. If V O-dm is the differential output offset

More information

Chapter 20. Current Mirrors. Basics. Cascoding. Biasing Circuits. Baker Ch. 20 Current Mirrors. Introduction to VLSI

Chapter 20. Current Mirrors. Basics. Cascoding. Biasing Circuits. Baker Ch. 20 Current Mirrors. Introduction to VLSI Chapter 20 Current Mirrors Basics Long Channel Matching Biasing Short Channel Temperature Subthreshold Cascoding Simple Low Voltage, Wide Swing Wide Swing, Short Channel Regulated Drain Biasing Circuits

More information

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2

More information

BJT Biasing Cont. & Small Signal Model

BJT Biasing Cont. & Small Signal Model BJT Biasing Cont. & Small Signal Model Conservative Bias Design Bias Design Example Small Signal BJT Models Small Signal Analysis 1 Emitter Feedback Bias Design Voltage bias circuit Single power supply

More information

Lecture 150 Simple BJT Op Amps (1/28/04) Page 150-1

Lecture 150 Simple BJT Op Amps (1/28/04) Page 150-1 Lecture 50 Simple BJT Op Amps (/28/04) Page 50 LECTURE 50 SIMPLE BJT OP AMPS (READING: TextGHLM 425434, 453454, AH 249253) INTRODUCTION The objective of this presentation is:.) Illustrate the analysis

More information

Introduction to Transistors. Semiconductors Diodes Transistors

Introduction to Transistors. Semiconductors Diodes Transistors Introduction to Transistors Semiconductors Diodes Transistors 1 Semiconductors Typical semiconductors, like silicon and germanium, have four valence electrons which form atomic bonds with neighboring atoms

More information

Chapter 2 - DC Biasing - BJTs

Chapter 2 - DC Biasing - BJTs Objectives Chapter 2 - DC Biasing - BJTs To Understand: Concept of Operating point and stability Analyzing Various biasing circuits and their comparison with respect to stability BJT A Review Invented

More information

The CMOS Inverter: A First Glance

The CMOS Inverter: A First Glance The CMOS Inverter: A First Glance V DD S D V in V out C L D S CMOS Inverter N Well V DD V DD PMOS 2λ PMOS Contacts In Out In Out Metal 1 NMOS Polysilicon NMOS GND CMOS Inverter: Steady State Response V

More information

Lecture 37: Frequency response. Context

Lecture 37: Frequency response. Context EECS 05 Spring 004, Lecture 37 Lecture 37: Frequency response Prof J. S. Smith EECS 05 Spring 004, Lecture 37 Context We will figure out more of the design parameters for the amplifier we looked at in

More information

Lecture 17 The Bipolar Junction Transistor (I) Forward Active Regime

Lecture 17 The Bipolar Junction Transistor (I) Forward Active Regime Lecture 17 The Bipolar Junction Transistor (I) Forward Active Regime Outline The Bipolar Junction Transistor (BJT): structure and basic operation I V characteristics in forward active regime Reading Assignment:

More information

Forward-Active Terminal Currents

Forward-Active Terminal Currents Forward-Active Terminal Currents Collector current: (electron diffusion current density) x (emitter area) diff J n AE qd n n po A E V E V th ------------------------------ e W (why minus sign? is by def.

More information

FYSE400 ANALOG ELECTRONICS

FYSE400 ANALOG ELECTRONICS YSE400 ANALOG ELECTONCS LECTUE 3 Bipolar Sub Circuits 1 BPOLA SUB CCUTS Bipolar Current Sinks and -Sources Transistor operates in forwardactive region. < < sat CE CN max CE < < + BN CN BN max CE N N N

More information

Input Stage. V IC(max) V BE1. V CE 5(sat ) V IC(min) = V CC +V BE 3 = V EE. + V CE1(sat )

Input Stage. V IC(max) V BE1. V CE 5(sat ) V IC(min) = V CC +V BE 3 = V EE. + V CE1(sat ) BJT OPAMPs Input Stage The input stage is similar to MOS design. Take a pnp input stage (Q1- Q2) with npn current mirror load (Q3- Q4) and a pnp tail current source (Q5). Then, V IC(max) = V CC V BE1 V

More information

EE 330. Lecture 35. Parasitic Capacitances in MOS Devices

EE 330. Lecture 35. Parasitic Capacitances in MOS Devices EE 330 Lecture 35 Parasitic Capacitances in MOS Devices Exam 2 Wed Oct 24 Exam 3 Friday Nov 16 Review from Last Lecture Cascode Configuration Discuss V CC gm1 gm1 I B VCC V OUT g02 g01 A - β β VXX Q 2

More information

Compact, very low voltage, temperature-independent reference circuit

Compact, very low voltage, temperature-independent reference circuit Compact, very low voltage, temperature-independent reference circuit P.S. Crovetti and F. Fiori Abstract: A compact, very low voltage, temperature-independent reference circuit, which is based on the thermal

More information

DEPARTMENT OF ECE UNIT VII BIASING & STABILIZATION AMPLIFIER:

DEPARTMENT OF ECE UNIT VII BIASING & STABILIZATION AMPLIFIER: UNIT VII IASING & STAILIZATION AMPLIFIE: - A circuit that increases the amplitude of given signal is an amplifier - Small ac signal applied to an amplifier is obtained as large a.c. signal of same frequency

More information

EE 435. Lecture 44. References

EE 435. Lecture 44. References EE 5 Lecture eferences . eview from last lecture. Consider oltage eferences DD M BIAS oltage eference Circuit EF EF M DD, T reference EF DD T 0 WL WL W L W L Observation ariables with units olts needed

More information

EE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR

EE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR EE 23 Lecture 3 THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR Quiz 3 Determine I X. Assume W=u, L=2u, V T =V, uc OX = - 4 A/V 2, λ= And the number is? 3 8 5 2? 6 4 9 7 Quiz 3

More information

The Devices: MOS Transistors

The Devices: MOS Transistors The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor

More information

Microelectronic Circuit Design Fourth Edition - Part I Solutions to Exercises

Microelectronic Circuit Design Fourth Edition - Part I Solutions to Exercises Page Microelectronic Circuit esign Fourth Edition - Part I Solutions to Exercises CHAPTER V LSB 5.V 0 bits 5.V 04bits 5.00 mv V 5.V MSB.560V 000000 9 + 8 + 4 + 0 785 0 V O 785 5.00mV or ) 5.V 3.95 V V

More information

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1

More information

Homework Assignment 09

Homework Assignment 09 Homework Assignment 09 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3-dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =

More information

ECE 6412, Spring Final Exam Page 1

ECE 6412, Spring Final Exam Page 1 ECE 64, Spring 005 Final Exam Page FINAL EXAMINATION SOLUTIONS (Average score = 89/00) Problem (0 points This problem is required) A comparator consists of an amplifier cascaded with a latch as shown below.

More information

Electronic Devices and Circuits Lecture 18 - Single Transistor Amplifier Stages - Outline Announcements. Notes on Single Transistor Amplifiers

Electronic Devices and Circuits Lecture 18 - Single Transistor Amplifier Stages - Outline Announcements. Notes on Single Transistor Amplifiers 6.012 Electronic Devices and Circuits Lecture 18 Single Transistor Amplifier Stages Outline Announcements Handouts Lecture Outline and Summary Notes on Single Transistor Amplifiers Exam 2 Wednesday night,

More information

EE 435. Lecture 22. Offset Voltages

EE 435. Lecture 22. Offset Voltages EE 435 Lecture Offset Voltages . Review from last lecture. Offset Voltage Definition: The input-referred offset voltage is the differential dc input voltage that must be applied to obtain the desired output

More information

Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.

Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D. Page 1 of 3 ELEC 312: ELECTRONICS II : ASSIGNMENT-3 Department of Electrical and Computer Engineering Winter 2012 1. A common-emitter amplifier that can be represented by the following equivalent circuit,

More information

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013. Final Exam Name: Max: 130 Points Question 1 In the circuit shown, the op-amp is ideal, except for an input bias current I b = 1 na. Further, R F = 10K, R 1 = 100 Ω and C = 1 μf. The switch is opened at

More information

EECS 105: FALL 06 FINAL

EECS 105: FALL 06 FINAL University of California College of Engineering Department of Electrical Engineering and Computer Sciences Jan M. Rabaey TuTh 2-3:30 Wednesday December 13, 12:30-3:30pm EECS 105: FALL 06 FINAL NAME Last

More information

6.012 Electronic Devices and Circuits

6.012 Electronic Devices and Circuits Page 1 of 12 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits FINAL EXAMINATION Open book. Notes: 1. Unless

More information

Spring Semester 2012 Final Exam

Spring Semester 2012 Final Exam Spring Semester 2012 Final Exam Note: Show your work, underline results, and always show units. Official exam time: 2.0 hours; an extension of at least 1.0 hour will be granted to anyone. Materials parameters

More information

Decemb er 20, Final Exam

Decemb er 20, Final Exam Fall 2002 6.720J/3.43J Integrated Microelectronic Devices Prof. J. A. del Alamo Decemb er 20, 2002 - Final Exam Name: General guidelines (please read carefully b efore starting): Make sure to write your

More information

EE 466/586 VLSI Design. Partha Pande School of EECS Washington State University

EE 466/586 VLSI Design. Partha Pande School of EECS Washington State University EE 466/586 VLSI Design Partha Pande School of EECS Washington State University pande@eecs.wsu.edu Lecture 8 Power Dissipation in CMOS Gates Power in CMOS gates Dynamic Power Capacitance switching Crowbar

More information

Errata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg

Errata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg Errata nd Ed. (0/9/07) Page Errata of CMOS Analog Circuit Design nd Edition By Phillip E. Allen and Douglas R. Holberg Page Errata 8 Line 4 after figure 3.3, CISW CJSW 0 Line from bottom: F F 5 Replace

More information

MOS Transistor Theory

MOS Transistor Theory CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS

More information

Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University

Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University Common Drain Stage v gs v i - v o V DD v bs - v o R S Vv IN i v i G C gd C+C gd gb B&D v s vv OUT o + V S I B R L C L v gs - C

More information

CMOS Cross Section. EECS240 Spring Today s Lecture. Dimensions. CMOS Process. Devices. Lecture 2: CMOS Technology and Passive Devices

CMOS Cross Section. EECS240 Spring Today s Lecture. Dimensions. CMOS Process. Devices. Lecture 2: CMOS Technology and Passive Devices EECS240 Spring 2008 CMOS Cross Section Metal p - substrate p + diffusion Lecture 2: CMOS echnology and Passive Devices Poly n - well n + diffusion Elad Alon Dept. of EECS EECS240 Lecture 2 4 oday s Lecture

More information

ELECTRONICS IA 2017 SCHEME

ELECTRONICS IA 2017 SCHEME ELECTRONICS IA 2017 SCHEME CONTENTS 1 [ 5 marks ]...4 2...5 a. [ 2 marks ]...5 b. [ 2 marks ]...5 c. [ 5 marks ]...5 d. [ 2 marks ]...5 3...6 a. [ 3 marks ]...6 b. [ 3 marks ]...6 4 [ 7 marks ]...7 5...8

More information

Chapter 2. - DC Biasing - BJTs

Chapter 2. - DC Biasing - BJTs Chapter 2. - DC Biasing - BJTs Objectives To Understand : Concept of Operating point and stability Analyzing Various biasing circuits and their comparison with respect to stability BJT A Review Invented

More information

EE 435. Lecture 22. Offset Voltages Common Mode Feedback

EE 435. Lecture 22. Offset Voltages Common Mode Feedback EE 435 Lecture Offset Voltages Common Mode Feedback Review from last lecture Offset Voltage Two types of offset voltage: Systematic Offset Voltage Random Offset Voltage V ICQ Definition: The output offset

More information

GEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering

GEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering NAME: GEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering ECE 4430 First Exam Closed Book and Notes Fall 2002 September 27, 2002 General Instructions: 1. Write on one side of

More information

DC Biasing. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15-Mar / 59

DC Biasing. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15-Mar / 59 Contents Three States of Operation BJT DC Analysis Fixed-Bias Circuit Emitter-Stabilized Bias Circuit Voltage Divider Bias Circuit DC Bias with Voltage Feedback Various Dierent Bias Circuits pnp Transistors

More information

CHAPTER 7 - CD COMPANION

CHAPTER 7 - CD COMPANION Chapter 7 - CD companion 1 CHAPTER 7 - CD COMPANION CD-7.2 Biasing of Single-Stage Amplifiers This companion section to the text contains detailed treatments of biasing circuits for both bipolar and field-effect

More information

Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs

Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs EECS 142 Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California,

More information

High-Supply-Voltage, Precision Voltage Reference in SOT23 MAX6035

High-Supply-Voltage, Precision Voltage Reference in SOT23 MAX6035 19-2606; Rev 3; 11/06 High-Supply-Voltage, Precision General Description The is a high-voltage, precision micropower voltage reference. This three-terminal device is available with output voltage options

More information

Electronic Circuits for Mechatronics ELCT 609 Lecture 2: PN Junctions (1)

Electronic Circuits for Mechatronics ELCT 609 Lecture 2: PN Junctions (1) Electronic Circuits for Mechatronics ELCT 609 Lecture 2: PN Junctions (1) Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 Electronic (Semiconductor) Devices P-N Junctions (Diodes): Physical

More information

LECTURE 130 COMPENSATION OF OP AMPS-II (READING: GHLM , AH )

LECTURE 130 COMPENSATION OF OP AMPS-II (READING: GHLM , AH ) Lecture 30 Compensation of Op AmpsII (/26/04) Page 30 LECTURE 30 COMPENSATION OF OP AMPSII (READING: GHLM 638652, AH 260269) INTRODUCTION The objective of this presentation is to continue the ideas of

More information

Electronics II. Midterm #2

Electronics II. Midterm #2 The University of Toledo EECS:3400 Electronics I Section sums_elct7.fm - StudentName Electronics II Midterm # Problems Points. 8. 3. 7 Total 0 Was the exam fair? yes no The University of Toledo sums_elct7.fm

More information

Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1

Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1 Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1 LECTURE 210 PHYSICAL ASPECTS OF ICs (READING: Text-Sec. 2.5, 2.6, 2.8) INTRODUCTION Objective Illustrate the physical aspects of integrated circuits

More information

Amplifiers, Source followers & Cascodes

Amplifiers, Source followers & Cascodes Amplifiers, Source followers & Cascodes Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 0-05 02 Operational amplifier Differential pair v- : B v + Current mirror

More information

Lecture 19 - p-n Junction (cont.) October 18, Ideal p-n junction out of equilibrium (cont.) 2. pn junction diode: parasitics, dynamics

Lecture 19 - p-n Junction (cont.) October 18, Ideal p-n junction out of equilibrium (cont.) 2. pn junction diode: parasitics, dynamics 6.720J/3.43J - Integrated Microelectronic Devices - Fall 2002 Lecture 19-1 Lecture 19 - p-n Junction (cont.) October 18, 2002 Contents: 1. Ideal p-n junction out of equilibrium (cont.) 2. pn junction diode:

More information

MOS Transistor Theory

MOS Transistor Theory MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors

More information

Lecture 5: CMOS Transistor Theory

Lecture 5: CMOS Transistor Theory Lecture 5: CMOS Transistor Theory Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline q q q q q q q Introduction MOS Capacitor nmos I-V Characteristics

More information

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION ECE-343 Test 2: Mar 21, 2012 6:00-8:00, Closed Book Name : SOLUTION 1. (25 pts) (a) Draw a circuit diagram for a differential amplifier designed under the following constraints: Use only BJTs. (You may

More information