Circuits. L2: MOS Models-2 (1 st Aug. 2013) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number
|
|
- Edith Booker
- 5 years ago
- Views:
Transcription
1 EE610: CMOS Analog Circuits L: MOS Models- (1 st Aug. 013) B. Mazhari Dept. of EE, IIT Kanpur 3
2 NMOS Models MOS MODEL Above Threshold Subthreshold ( GS > TN ) ( GS < TN ) Saturation ti Ti Triode ( DS > DSAT ) ( DS < DSAT ) 4
3 The other classification of models can be done on the basis of magnitude and frequency of applied voltages MOS MODEL Large Signal Small Signal dc or Low frequency Dynamic Low frequency High frequency 5
4 Threshold oltage G SiO B S D Poly P + N + N + P-Silicon THN ( THN 0 F SB F ) qn s A body parameter Units : : C o x C ox t ox ox, F kt N ln( q n i A ) 6
5 Body effect is important for NMOS SiO SiO Poly Poly Poly Poly P + N + N + N + P + P + P + N + N + N + P + P + N-well N-well P-Silicon P-Silicon P-Silicon P-Silicon All NMOS transistors t have acommonbd body contact(which t( h is attached to the most negative point in the circuit), while body for PMOS transistors can be tied to their respective source terminals. 7
6 Body effect can be very significant DD = 3.3 Bias4 M 3 Bias3 Pmos: source and body can be shorted together SB = SS = M M 1-1. TN TN 0.7 ( 1.7 F SB F ) 0.696; F
7 Dc Model: Triode (or Linear) I DS vs. DS GS TN Triode saturation DS Dsat GS TN I DS N DSAT DS GS THN DS N kp. N W eff A kp C :( TransConduct ance parameter ) N n ox L eff L eff L Drawn L D W W W eff Drawn D 9
8 A 3.3 A / /0.6 M1 M Why is drain current of M not double that of M1? L eff L Drawn L D W W W eff Drawn D 30
9 Effective Channel Length L drawn Poly P + N + N + L eff P-Silicon L D L D L eff L L Drawn L D 31
10 Effective Channel Width M 1 M 3
11 W eff W W W WD ForHP 0.5m technology, ogy, WD =0.8m.. eff So a W = 0.9 m is effectively equal to W 0.44 m eff 33
12 Effective Gate Width M m M 1.8m I ( M1) 6.06 A DS I ( ) I DS DS M A IDS1 W eff W eff
13 DC Model: Saturation Region I DS vs. DS GS THN Triode saturation DS GS THN DSAT I DS N ( GS THN ) [1 n DS ] λ N is the channel length modulation parameter 35
14 The basic I model requires 7 parameters I DS N ( ) [1 ] GS THN n DS,, KPN, LD, WD F TNO N It is important to note that as a designer, one can control drain-tosource current using gate, drain and body voltages as expected but also using the dimensions of the MOS transistor (W/L ratio). Most of MOS design is done by suitably sizing the different transistors in the circuit 36
15 Temperature dependence I DS KP N W ( L GS THN ) [1 n Temperature affects the current through its impact on transconductance parameter KP N and threshold voltage THN DS ] kp N C At room temperature, mobility decreases with further increase in temperature so that KP N also decreases. A simple model for its temperaturet dependenced is: T 1.5 KPN ( T ) KPN ( TO ) ( ) T The threshold voltage also decreases with increase in temperature THN ( T) THN ( TO ) (1 TCTHN ( T TO )) T O TC THN n ox 1 THN d dt THN TC THN is the temperature coefficient of the threshold voltage. A 37 typical value might be ~ PPM/ o C 1PPM = 10-6
16 Although both K PN and THN and decrease with temperature, the former causes a decrease in current while the latter causes an increase in current I DS KPN W L ( GS THN ) [1 Parameter NMOS 3.3 TO() 0.69 (for L = 1μm) /1 1. / LD ~0 WD(μm) 0.8 KP (μa/ ) 100 T=5 o C T=50 o C n 0.8A DS ] 3.65A 3.3 A A mA mA /1 0.9 /1 3 /1 3 /1 T=5 o C T=50 o C T=5 o C T=50 o C 38
17 The dc model of the transistor in triode and saturation region can be represented in the form of an equivalent circuit: G G D I Poly DS N + N + S D B S P-Silicon B Although there is a small leakage I DS is a voltage controlled current source current between gate and ad (CCS) with an expression described source/drain through the thin gateoxide, earlier. Two PN junction diodes, one it has been ignored in the model. Similarly, with each terminal between source and body and another between drain and body have also been there is a small parasitic resistance in series which is also not shown. With continued reduction in gate added. Normally these diodes are reverse biased and contribute little to current. Application i of avery large drain or bd body oxide thickness, gate leakage is bias can cause breakdown of these diodes becoming of increasing concern and result in large leakage currents. 39
18 Capacitance Model Saturation AA large signal dynamic model can be built by adding capacitances to the dc model. There are five distinct components of capacitance as illustrated below Cgs Cox. Weff. Leff Cgso. Weff 3 C GS SiO C GD gd GDO eff Poly C C. W N + N + L C SB C C GB DB P-Silicon W S G D L S L D 40
19 Capacitances: Area and Perimeter Components L W C WLCp (L W) d 41
20 SiO P-Silicon PSilicon C GS C GD Poly N + N + W S G D C SB C C GB DB L L S L D C sb Csb, bottom Csb, sidewall A C s j C sb, sidewall Area of Source, Zero bias Capacit ance C C jsw. PS, P S L M jsw SB 1 PBSW C. A j s sb, bottom, A M s j SB 1 P B S W eff P built in potential, M grading Coefficient B j W eff 4. L S
21 C db Cdb, bottom Cdb, sidewall C db, sidewall C jsw. PD, PD L M jsw DB 1 PBSW D W eff C C. L gb GBO eff W L S G D L S L D A factor of is included in C GBO itself 43
22 Triode/Linear Region 1 C gs Cox. Weff. Leff CGSO. W eff Cutoff Region C C. W gs GSO eff 1 C gd Cox. Weff. Leff CGDO. W eff C gd CGDO. W eff C sb sameasbefore C db sameasbefore C b sameasbefore C gb Assuming DS ~0 DS C sb sameasbefore C db sameasbefore bf C C. L C. W. L gb GBO eff ox eff Assuming Tr. is in accumulation eff 44
23 The capacitance model presented herein requires 10 parameters: CGSO, CGDO, CGBO, COX, CJ, PB, M J, CJSW, PBSW, M JSW Complete Large Signal Model C gd G C gs I DS Cdb I ds D C gb C sb S B 45
24 To analyze circuits we need parameters of model Hence, we need to select a MOS technology first. of a MOSFET. Parameter NMOS PMOS TO() (for L = 1μm) LD ~0 ~0 WD(μm) KP (μa/ ) CGSO (pf/m) 81 5 CGDO(pF/m) 81 5 CGBO(pF/m) CJ (μf/m ) PB MJ CJSW(μF/m) MJSW Model Parameters for HP 0.5m Technology 46
25 Typical alues of Capacitances 1m D C GD C DB m S G D G B C GS C SB m m S area C gs 4.1 ff ; C gd C sb ff ff C db ff DB = perimeter 47
26 ariation of Capacitance with Gate-Source oltage 1.5 GS 48
27 Small Signal Model 49
28 Incremental Circuit Analysis R D = 100K DD = 3.3 G = 1. /1 O +v o Given v =1m, find v due to v in o in Parameter NMOS TO() 0.69 (for L = 1μm) LD ~0 WD(μm) 0.8 KP B. Mazhari, (μa/iitk ) 100 v in N I DS GS THN n DS ( ) [1 ] I R O DS DD DS D N O DD ( GS THN) [1 no] RD 1.54 for GS for 1.01 v 8m GS o 50
29 Incremental Circuit Analysis R 1.54 for 1.00 N O DD ( GS THN) [1 n O] D GS 1.46 for 1.01 v 8 m GS o Can we neglect this factor? R 1.9 for 1.00 error is 38m N ( ) O DD GS THN YES! D GS R 1.84 for 1.01 N O DD ( GS THN ) D GS vo 8m 51
30 Incremental Circuit Analysis R 1 I 1 0 s1 R I s s =10m volts; =? s1 0 5
31 0 =5m 53
32 One Method: Superposition Theorem R 1 I 1 R 1 0 S1 R I s R R vs1 0 v s1 s v o s1 R R R 1 5m But this requires the circuit to be linear! 54
33 Alternative Method s1 R 1 I 1 0 (1) S 1 I1R1 0 R I s I = I +( - )/R () s 1 S 0 S R 1 v i 0 1 v s1 R Incremental Equivalent Circuit Let I S 1 1 +i Δ +v 1 s1 s 1 = I = v s1 = (I +i S 1 +( 0 1 ) R + +v o 1 - s1 1 1 S 0 )/R (3)-(1): v =i R +v (4)-():() i =v o /R v =i R +i R 1 s o +v o (3) (4) Increment equivalent circuit can be obtained by building incremental device model for each circuit element. 55
34 Terminology X : Nominal or base alue X Normally is a dc vx : incremental alue Often ac but could be dc as well x X vx :Netle alue 56
35 Incremental Models: Resistor R v( I i) R IR vir Incremental model of a resistor is a resistor of the Same magnitude Capacitor d I = C dt d( + v) I + i = C Incremental model of a capacitor is a capacitor of the same magnitude. The same holds for an inductor as well. i = C dv dt dt 57
36 Incremental Models = constant v = 0 I = constant i = 0 Incremental model of a constant oltage Source is a short circuit Incremental model of a constant current Source is an open circuit 58
37 Solution using incremental equivalent device models S1 R 1 I 1 R 1 R 0 I s v s1 i 1 v 0 R v s1 s Incremental Equivalent Circuit v v o s1 R R R 1 59
38 Nonlinear element I 1 R 0 i R v S cc X I s v s? I X =K X I x k x I i k( v ) X x X x X v x X i x = k {1 ( + / ) - 1} 60
39 Non-linearity makes the model difficult to use so approximations are used to make it linear i x X v x X =k {1 ( + / ) -1} Small signal approximation: v x / X << 1 i x v k {(1 x X ) 1} k X X v x i = v / r ; r = x x x x 1 k X 61
40 Nonlinear element I 1 R 0 cc X I s i R v o r x v S v s I X =K X v o v s rx R r x r x = 1 k o 6
41 How small is small? Depends on how much error we can tolerate! X x X i x =k {1 ( + v / ) -1} ix k X v x X = 1 4 I k v x () Error (%) x x X = 1 v x () Error (%) Stronger nonlinearity implies smaller voltage for same error 63
42 One of the strongest non-linearity is exponential I x x X vx kexp( ) IX ix kexp( ) i x X v x X vx kexp( ) {exp( ) 1} ix kexp( ) ( ) X = 0.7 v x (m) Error (%)
43 General approach for obtaining small signal model for a -terminal device (not containing capacitor/inductors) I = f( ) x x I +i = f( +v ) X x X x df = f( )+v ( ) +... X x d X x i x =vx/rx r x = 1 df ( ) d X x 65
44 General approach for obtaining small signal model for a 3-terminal device I i I 0 + i i i i δf i=ν δ i i i δi I ν r i i I=f() I +i = f(+ν ) I i i I i Assumption: unilateral (Output does not affect the input) 1 r= i δfi δ i I From the input port, the device appears as a resistance 66
45 I i I i I I O O = +i o Output port: f O = (, f O i ( O i ) ν i, O +ν o ) δf δf I i f (, ) ν ν O o o i o i o O I δi δ0 δf δf i ν ν 0 0 o i o O I δi δ0 i =g ν o g m m i δff δ ν r o o 0 1 r0 O i δf0 I δ0 g m v i v o r 0 67
46 Complete small signal model (dc) for a 3-terminal device. unilateral I i I i i O v o i i r i g m v i r O 68
47 Small Signal Model (dc/low frequency) G D S I DS I ds N (1 ) gs THN () n ds B gs GSQ v gs ds DSQ v ds sb SBQ v sb I ds I DSQ i ds 69 Q: quiescent or dc bias point
48 I i v v v N DSQ ds GSQ gs THN BSQ bs 1 n DSQ n ds i ds gs thn n ds v v v I DSQ GSQ THN n DSQ vthn THN BSQ vbs ( ) THN v v thn F BSQ bs F BSQ i ds 1 vgs vthn 1 nv I ds DSQ 1 1 GSQ THN n DSQ Assumption: v ( ) gs GSQ THN vgs vthn nv Ignoring cross terms: ds i ds IDSQ GSQ THN ndsq 70
49 vgs vthn i I v GSQ THN ds DSQ n ds v ( v ) thn F BSQ bs F BSQ v v 1 bs v 1 bs thn F BSQ F BSQ F BSQ Assumption: v ( ) bs F SBQ v gs v i bs ds I DSQ nv ds ( ) GSQ THN GSQ THN F BSQ 71
50 v gs v i bs ds IDSQ nvds ( ) GSQ THN GSQ THN F BSQ v i g v g v r ds ds m gs mbbs b o r o 1 I n DSQ g m I GSQ DSQ THN I DSQ g mb g m. F SBQ 7
51 Small Signal low frequency model i ds g m v gs g mb v bs v r ds o g g mb v bs i ds d g mv gs r o s b 73
52 i ds v v 1 gs thn DSQ 1 I GSQ THN g m I DSQ GSQ THN I DSQ i ds g v m gs (1 vgs ) GSQ THN Thus the small signal approximation i g v is accurate when v ( ) gs GS THN ds m gs v gs / GS - THN Error (%) For positive values of v gs, the small signal approximation results in underestimation of current while for negative values, the current is 74 B. overestimated. Mazhari, IITK
53 High Frequency Small Signal Model C gd G C gs g i ds mb v bs g m v gs r o i d D C gb C S sb C db B 75
CMOS Analog Circuits
CMOS Analog Circuits L6: Common Source Amplifier-1 (.8.13) B. Mazhari Dept. of EE, IIT Kanpur 19 Problem statement : Design an amplifier which has the following characteristics: + CC O in R L - CC A 100
More informationThe Devices. Devices
The The MOS Transistor Gate Oxyde Gate Source n+ Polysilicon Drain n+ Field-Oxyde (SiO 2 ) p-substrate p+ stopper Bulk Contact CROSS-SECTION of NMOS Transistor Cross-Section of CMOS Technology MOS transistors
More informationECE 342 Electronic Circuits. 3. MOS Transistors
ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More informationEEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 118 Lecture #2: MOSFET Structure and Basic Operation Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Announcements Lab 1 this week, report due next week Bring
More informationEE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region
EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel
More informationMOS Transistor I-V Characteristics and Parasitics
ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes
More information! MOS Capacitances. " Extrinsic. " Intrinsic. ! Lumped Capacitance Model. ! First Order Capacitor Summary. ! Capacitance Implications
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 7: February, 07 MOS SPICE Models, MOS Parasitic Details Lecture Outline! MOS Capacitances " Extrinsic " Intrinsic! Lumped Capacitance Model!
More informationLecture 3: CMOS Transistor Theory
Lecture 3: CMOS Transistor Theory Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V Characteristics Gate and Diffusion Capacitance 2 Introduction So far, we have treated transistors
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationUniversity of Pennsylvania Department of Electrical Engineering. ESE 570 Midterm Exam March 14, 2013 FORMULAS AND DATA
University of Pennsylvania Department of Electrical Engineering ESE 570 Midterm Exam March 4, 03 FORMULAS AND DATA. PHYSICAL CONSTANTS: n i = intrinsic concentration undoped) silicon =.45 x 0 0 cm -3 @
More informationChapter 4 Field-Effect Transistors
Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation
More informationEE 560 MOS TRANSISTOR THEORY PART 2. Kenneth R. Laker, University of Pennsylvania
1 EE 560 MOS TRANSISTOR THEORY PART nmos TRANSISTOR IN LINEAR REGION V S = 0 V G > V T0 channel SiO V D = small 4 C GC C BC substrate depletion region or bulk B p nmos TRANSISTOR AT EDGE OF SATURATION
More informationESE 570 MOS TRANSISTOR THEORY Part 2
ESE 570 MOS TRANSISTOR THEORY Part 2 GCA (gradual channel approximation) MOS Transistor Model Strong Inversion Operation CMOS = NMOS + PMOS 2 TwoTerminal MOS Capacitor > nmos Transistor VGS
More informationLecture 10 MOSFET (III) MOSFET Equivalent Circuit Models
Lecture 1 MOSFET (III) MOSFET Equivalent Circuit Models Outline Lowfrequency smallsignal equivalent circuit model Highfrequency smallsignal equivalent circuit model Reading Assignment: Howe and Sodini;
More informationLecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:
Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I- curve (Square-Law Model)
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 7: February 4, 2016 MOS SPICE Models, MOS Parasitic Details Lecture Outline! MOS Capacitances " Extrinsic " Intrinsic! Lumped Capacitance
More informationLecture 10 MOSFET (III) MOSFET Equivalent Circuit Models
Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models Outline Lowfrequency smallsignal equivalent circuit model Highfrequency smallsignal equivalent circuit model Reading Assignment: Howe and Sodini;
More informationMOS Transistor Theory
CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS
More informationThe Devices: MOS Transistors
The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor
More informationMOSFET Capacitance Model
MOSFET Capacitance Model So far we discussed the MOSFET DC models. In real circuit operation, the device operates under time varying terminal voltages and the device operation can be described by: 1 small
More informationEE105 - Fall 2005 Microelectronic Devices and Circuits
EE105 - Fall 005 Microelectronic Devices and Circuits ecture 7 MOS Transistor Announcements Homework 3, due today Homework 4 due next week ab this week Reading: Chapter 4 1 ecture Material ast lecture
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationELEC 3908, Physical Electronics, Lecture 26. MOSFET Small Signal Modelling
ELEC 3908, Physical Electronics, Lecture 26 MOSFET Small Signal Modelling Lecture Outline MOSFET small signal behavior will be considered in the same way as for the diode and BJT Capacitances will be considered
More informationCircuits. L5: Fabrication and Layout -2 ( ) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number
EE610: CMOS Analog Circuits L5: Fabrication and Layout -2 (12.8.2013) B. Mazhari Dept. of EE, IIT Kanpur 44 Passive Components: Resistor Besides MOS transistors, sometimes one requires to implement passive
More informationECE 497 JS Lecture - 12 Device Technologies
ECE 497 JS Lecture - 12 Device Technologies Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 NMOS Transistor 2 ρ Source channel charge density
More informationMOS Transistor Theory
MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors
More informationThe Physical Structure (NMOS)
The Physical Structure (NMOS) Al SiO2 Field Oxide Gate oxide S n+ Polysilicon Gate Al SiO2 SiO2 D n+ L channel P Substrate Field Oxide contact Metal (S) n+ (G) L W n+ (D) Poly 1 Transistor Resistance Two
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 10 MOSFET part 1 guntzel@inf.ufsc.br ual-well Trench-Isolated
More informationECE 342 Electronic Circuits. Lecture 6 MOS Transistors
ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2
More informationEE105 - Fall 2006 Microelectronic Devices and Circuits
EE105 - Fall 2006 Microelectronic Devices and Circuits Prof. Jan M. Rabaey (jan@eecs) Lecture 7: MOS Transistor Some Administrative Issues Lab 2 this week Hw 2 due on We Hw 3 will be posted same day MIDTERM
More informationLecture 5: CMOS Transistor Theory
Lecture 5: CMOS Transistor Theory Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline q q q q q q q Introduction MOS Capacitor nmos I-V Characteristics
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 5: January 25, 2018 MOS Operating Regions, pt. 1 Lecture Outline! 3 Regions of operation for MOSFET " Subthreshold " Linear " Saturation!
More informationMOS Transistor Properties Review
MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO
More informationII III IV V VI B C N. Al Si P S. Zn Ga Ge As Se Cd In Sn Sb Te. Silicon (Si) the dominating material in IC manufacturing
II III IV V VI B N Al Si P S Zn Ga Ge As Se d In Sn Sb Te Silicon (Si) the dominating material in I manufacturing ompound semiconductors III - V group: GaAs GaN GaSb GaP InAs InP InSb... The Energy Band
More informationQuantitative MOSFET. Step 1. Connect the MOS capacitor results for the electron charge in the inversion layer Q N to the drain current.
Quantitative MOSFET Step 1. Connect the MOS capacitor results for the electron charge in the inversion layer Q N to the drain current. V DS _ n source polysilicon gate y = y * 0 x metal interconnect to
More informationChapter 2 CMOS Transistor Theory. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan
Chapter 2 CMOS Transistor Theory Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Introduction MOS Device Design Equation Pass Transistor Jin-Fu Li, EE,
More informationLecture 4: CMOS Transistor Theory
Introduction to CMOS VLSI Design Lecture 4: CMOS Transistor Theory David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Outline q Introduction q MOS Capacitor q
More informationVLSI Design The MOS Transistor
VLSI Design The MOS Transistor Frank Sill Torres Universidade Federal de Minas Gerais (UFMG), Brazil VLSI Design: CMOS Technology 1 Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V
More information6.012 Electronic Devices and Circuits Spring 2005
6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) -OPEN BOOK- Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):
More informationChapter 13 Small-Signal Modeling and Linear Amplification
Chapter 13 Small-Signal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 13-1 Chapter Goals Understanding of concepts related to: Transistors
More informationIntroduction and Background
Analog CMOS Integrated Circuit Design Introduction and Background Dr. Jawdat Abu-Taha Department of Electrical and Computer Engineering Islamic University of Gaza jtaha@iugaza.edu.ps 1 Marking Assignments
More informationPractice 3: Semiconductors
Practice 3: Semiconductors Digital Electronic Circuits Semester A 2012 VLSI Fabrication Process VLSI Very Large Scale Integration The ability to fabricate many devices on a single substrate within a given
More informationLecture 12: MOSFET Devices
Lecture 12: MOSFET Devices Gu-Yeon Wei Division of Engineering and Applied Sciences Harvard University guyeon@eecs.harvard.edu Wei 1 Overview Reading S&S: Chapter 5.1~5.4 Supplemental Reading Background
More informationCMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor
CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1
More informationECE 546 Lecture 10 MOS Transistors
ECE 546 Lecture 10 MOS Transistors Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu NMOS Transistor NMOS Transistor N-Channel MOSFET Built on p-type
More informationMOS Transistor Theory MOSFET Symbols Current Characteristics of MOSFET. MOS Symbols and Characteristics. nmos Enhancement Transistor
MOS Transistor Theory MOSFET Symbols Current Characteristics of MOSFET Calculation of t and Important 2 nd Order Effects SmallSignal Signal MOSFET Model Summary Material from: CMOS LSI Design By Weste
More informationLecture 11: MOS Transistor
Lecture 11: MOS Transistor Prof. Niknejad Lecture Outline Review: MOS Capacitors Regions MOS Capacitors (3.8 3.9) CV Curve Threshold Voltage MOS Transistors (4.1 4.3): Overview Cross-section and layout
More informationEE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing
EE115C Winter 2017 Digital Electronic Circuits Lecture 3: MOS RC Model, CMOS Manufacturing Agenda MOS Transistor: RC Model (pp. 104-113) S R on D CMOS Manufacturing Process (pp. 36-46) S S C GS G G C GD
More informationThe transistor is not in the cutoff region. the transistor is in the saturation region. To see this, recognize that in a long-channel transistor ifv
ECE 440 Spring 005 Page 1 Homework Assignment No. Solutions P.4 For each transistor, first determine if the transistor is in cutoff by checking to see if GS is less than or greater than. may have to be
More informationMOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA
MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the Field-Effect Transistor! Julius Lilienfeld filed a patent describing
More informationIntroduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline
Introduction to MOS VLSI Design hapter : MOS Transistor Theory copyright@david Harris, 004 Updated by Li hen, 010 Outline Introduction MOS apacitor nmos IV haracteristics pmos IV haracteristics Gate and
More informationEE 330. Lecture 35. Parasitic Capacitances in MOS Devices
EE 330 Lecture 35 Parasitic Capacitances in MOS Devices Exam 2 Wed Oct 24 Exam 3 Friday Nov 16 Review from Last Lecture Cascode Configuration Discuss V CC gm1 gm1 I B VCC V OUT g02 g01 A - β β VXX Q 2
More informationand V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )
ECE 4420 Spring 2005 Page 1 FINAL EXAMINATION NAME SCORE /100 Problem 1O 2 3 4 5 6 7 Sum Points INSTRUCTIONS: This exam is closed book. You are permitted four sheets of notes (three of which are your sheets
More informationFigure 1: MOSFET symbols.
c Copyright 2008. W. Marshall Leach, Jr., Professor, Georgia Institute of Technology, School of Electrical and Computer Engineering. The MOSFET Device Symbols Whereas the JFET has a diode junction between
More informationDigital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The July 30, 2002 1 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationThe Devices. Jan M. Rabaey
The Devices Jan M. Rabaey Goal of this chapter Present intuitive understanding of device operation Introduction of basic device equations Introduction of models for manual analysis Introduction of models
More informationECE-305: Fall 2017 MOS Capacitors and Transistors
ECE-305: Fall 2017 MOS Capacitors and Transistors Pierret, Semiconductor Device Fundamentals (SDF) Chapters 15+16 (pp. 525-530, 563-599) Professor Peter Bermel Electrical and Computer Engineering Purdue
More information(S&S ) PMOS: holes flow from Source to Drain. from Source to Drain. W.-Y. Choi. Electronic Circuits 2 (09/1)
(S&S 4.1 4.3) NMOS: electrons flow from Source to Drain PMOS: holes flow from Source to Drain In cut-off ( v < V ), i = 0 GS t D NMOS I-V Characteristics In triode, ( v > V but v v v ) GS t DS GS T W 1
More informationEEC 116 Lecture #3: CMOS Inverters MOS Scaling. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 116 Lecture #3: CMOS Inverters MOS Scaling Rajeevan Amirtharajah University of California, Davis Jeff Parhurst Intel Corporation Outline Review: Inverter Transfer Characteristics Lecture 3: Noise Margins,
More informationFIELD-EFFECT TRANSISTORS
FIEL-EFFECT TRANSISTORS 1 Semiconductor review 2 The MOS capacitor 2 The enhancement-type N-MOS transistor 3 I-V characteristics of enhancement MOSFETS 4 The output characteristic of the MOSFET in saturation
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationLecture 210 Physical Aspects of ICs (12/15/01) Page 210-1
Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1 LECTURE 210 PHYSICAL ASPECTS OF ICs (READING: Text-Sec. 2.5, 2.6, 2.8) INTRODUCTION Objective Illustrate the physical aspects of integrated circuits
More informationLECTURE 3 MOSFETS II. MOS SCALING What is Scaling?
LECTURE 3 MOSFETS II Lecture 3 Goals* * Understand constant field and constant voltage scaling and their effects. Understand small geometry effects for MOS transistors and their implications modeling and
More informationECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION
ECE-343 Test 2: Mar 21, 2012 6:00-8:00, Closed Book Name : SOLUTION 1. (25 pts) (a) Draw a circuit diagram for a differential amplifier designed under the following constraints: Use only BJTs. (You may
More informationEE5311- Digital IC Design
EE5311- Digital IC Design Module 1 - The Transistor Janakiraman V Assistant Professor Department of Electrical Engineering Indian Institute of Technology Madras Chennai October 28, 2017 Janakiraman, IITM
More informationVLSI Design and Simulation
VLSI Design and Simulation Performance Characterization Topics Performance Characterization Resistance Estimation Capacitance Estimation Inductance Estimation Performance Characterization Inverter Voltage
More informationSECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University
NAME: PUID: SECTION: Circle one: Alam Lundstrom ECE 305 Exam 5 SOLUTIONS: April 18, 2016 M A Alam and MS Lundstrom Purdue University This is a closed book exam You may use a calculator and the formula
More information1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012
/3/ 9 January 0 Study the linear model of MOS transistor around an operating point." MOS in saturation: V GS >V th and V S >V GS -V th " VGS vi - I d = I i d VS I d = µ n ( L V V γ Φ V Φ GS th0 F SB F
More information3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti
Inverter with active load It is the simplest gain stage. The dc gain is given by the slope of the transfer characteristics. Small signal analysis C = C gs + C gs,ov C 2 = C gd + C gd,ov + C 3 = C db +
More informationECE315 / ECE515 Lecture-2 Date:
Lecture-2 Date: 04.08.2016 NMOS I/V Characteristics Discussion on I/V Characteristics MOSFET Second Order Effect NMOS I-V Characteristics ECE315 / ECE515 Gradual Channel Approximation: Cut-off Linear/Triode
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationEE 560 MOS TRANSISTOR THEORY
1 EE 560 MOS TRANSISTOR THEORY PART 1 TWO TERMINAL MOS STRUCTURE V G (GATE VOLTAGE) 2 GATE OXIDE SiO 2 SUBSTRATE p-type doped Si (N A = 10 15 to 10 16 cm -3 ) t ox V B (SUBSTRATE VOLTAGE) EQUILIBRIUM:
More informationConduction in Semiconductors -Review
Conduction in Semiconductors Review Intrinsic (undoped) Semiconductors intrinsic carrier concentration n i =.45x0 0 cm 3, at room temp. n = p = n i, in intrinsic (undoped) material n number of electrons,
More informationLecture 12: MOS Capacitors, transistors. Context
Lecture 12: MOS Capacitors, transistors Context In the last lecture, we discussed PN diodes, and the depletion layer into semiconductor surfaces. Small signal models In this lecture, we will apply those
More informationECE 546 Lecture 11 MOS Amplifiers
ECE 546 Lecture MOS Amplifiers Spring 208 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine Amplifiers Definitions Used to increase
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 6: January 30, 2018 MOS Operating Regions, pt. 2 Lecture Outline! Operating Regions (review) " Subthreshold " Resistive " Saturation! Intro.
More informationMicroelectronics Part 1: Main CMOS circuits design rules
GBM8320 Dispositifs Médicaux telligents Microelectronics Part 1: Main CMOS circuits design rules Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim! http://www.cours.polymtl.ca/gbm8320/! med-amine.miled@polymtl.ca!
More informationECE 438: Digital Integrated Circuits Assignment #4 Solution The Inverter
ECE 438: Digital Integrated Circuits Assignment #4 The Inverter Text: Chapter 5, Digital Integrated Circuits 2 nd Ed, Rabaey 1) Consider the CMOS inverter circuit in Figure P1 with the following parameters.
More informationECE321 Electronics I
EE31 Electronics I Lecture 8: MOSET Threshold Voltage and Parasitic apacitances Payman Zarkesh-Ha Office: EE Bldg. 3B Office hours: Tuesday :-3:PM or by appointment E-mail: payman@ece.unm.edu Slide: 1
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 10/30/2007 MOSFETs Lecture 4 Reading: Chapter 17, 19 Announcements The next HW set is due on Thursday. Midterm 2 is next week!!!! Threshold and Subthreshold
More informationBiasing the CE Amplifier
Biasing the CE Amplifier Graphical approach: plot I C as a function of the DC base-emitter voltage (note: normally plot vs. base current, so we must return to Ebers-Moll): I C I S e V BE V th I S e V th
More informationLecture 23: Negative Resistance Osc, Differential Osc, and VCOs
EECS 142 Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California,
More informationChapter 2 MOS Transistor theory
Chapter MOS Transistor theory.1 Introduction An MOS transistor is a majority-carrier device, which the current a conductg channel between the source and the dra is modulated by a voltage applied to the
More informationEE 330 Lecture 16. MOS Device Modeling p-channel n-channel comparisons Model consistency and relationships CMOS Process Flow
EE 330 Lecture 16 MOS Device Modeling p-channel n-channel comparisons Model consistency and relationships CMOS Process Flow Review from Last Time Operation Regions by Applications Id I D 300 250 200 150
More informationECEN474/704: (Analog) VLSI Circuit Design Spring 2018
ECEN474/704: (Analog) SI Circuit Design Spring 2018 ecture 2: MOS ransistor Modeling Sam Palermo Analog & Mixed-Signal Center exas A&M University Announcements If you haven t already, turn in your 0.18um
More informationLecture 28 Field-Effect Transistors
Lecture 8 Field-Effect Transistors Field-Effect Transistors 1. Understand MOSFET operation.. Analyze basic FET amplifiers using the loadline technique. 3. Analyze bias circuits. 4. Use small-signal equialent
More informationL ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling
L13 04202017 ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling Scaling laws: Generalized scaling (GS) p. 610 Design steps p.613 Nanotransistor issues (page 626) Degradation
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationCHAPTER 3 - CMOS MODELS
CMOS Analog Circuit Design Page 3.-1 CHAPTER 3 - CMOS MODELS Chapter Outline 3.1 MOS Structure and Operation 3.2 Large signal MOS models suitable for hand calculations 3.3 Extensions of the large signal
More informationESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. Refinement. Last Time. No Field. Body Contact
ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 6, 01 MOS Transistor Basics Today MOS Transistor Topology Threshold Operating Regions Resistive Saturation
More informationEE 435. Lecture 37. Parasitic Capacitances in MOS Devices. String DAC Parasitic Capacitances
EE 435 Lecture 37 Parasitic Capacitances in MOS Devices String DAC Parasitic Capacitances Parasitic Capacitors in MOSFET (will initially consider two) Parasitic Capacitors in MOSFET C GCH Parasitic Capacitors
More informationECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN
ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN CMOS PROCESS CHARACTERIZATION VISHAL SAXENA VSAXENA@UIDAHO.EDU Vishal Saxena DESIGN PARAMETERS Analog circuit designers care about: Open-loop Gain: g m r o
More informationFinal Examination EE 130 December 16, 1997 Time allotted: 180 minutes
Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The evices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationEE105 - Fall 2006 Microelectronic Devices and Circuits. Some Administrative Issues
EE105 - Fall 006 Microelectronic evices and Circuits Prof. Jan M. Rabaey (jan@eecs Lecture 8: MOS Small Signal Model Some Administrative Issues REIEW Session Next Week Tu Sept 6 6:00-7:30pm; 060 alley
More informationP. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions
P. R. Nelson 1 ECE418 - VLSI Midterm Exam Solutions 1. (8 points) Draw the cross-section view for A-A. The cross-section view is as shown below.. ( points) Can you tell which of the metal1 regions is the
More informationEKV MOS Transistor Modelling & RF Application
HP-RF MOS Modelling Workshop, Munich, February 15-16, 1999 EKV MOS Transistor Modelling & RF Application Matthias Bucher, Wladek Grabinski Electronics Laboratory (LEG) Swiss Federal Institute of Technology,
More informationCMOS Digital Integrated Circuits Analysis and Design
MOS igital ntegrated ircuits Analysis and esign hapter 4 Modeling of MOS ransistors Using SPE 1 ntroduction he SPE software that was distributed by U Berkeley beginning in the late 1970s had three built-in
More informationRobert W. Brodersen EECS140 Analog Circuit Design
INTRODUCTION University of California Berkeley College of Engineering Department of Electrical Engineering and Computer Science Robert. Brodersen EECS40 Analog Circuit Design ROBERT. BRODERSEN LECTURE
More informationN Channel MOSFET level 3
N Channel MOSFET level 3 mosn3 NSource NBulk NSource NBulk NSource NBulk NSource (a) (b) (c) (d) NBulk Figure 1: MOSFET Types Form: mosn3: instance name n 1 n n 3 n n 1 is the drain node, n is the gate
More information