GENERATION OF INTERFACE STATES DURING THE ELECTRICAL STRESSING OF MOS TRANSISTORS
|
|
- Benjamin Norris
- 5 years ago
- Views:
Transcription
1 Philips J. Res. 42, , 1987 R 1172 GENERATION OF INTERFACE STATES DURING THE ELECTRICAL STRESSING OF MOS TRANSISTORS by A. BHATTACHARYYA* and S.N. SHABDE** Philips Research Laboratories Sunnyvale, Signetics Corporation, Sunnyvale, CA , USA Advanced Technology Development Sunnyvale, CA , USA Abstract We have investigated the generation of interface states and the fixed charges in the oxide leading to MOS device degradation under two different types of stress: a) constant-current stress applied between the gate and drain, and b) conventional hot-electron stress, i.e., Va =~VD (maximum substrate current condition). For both the constant-current and hotelectron stress, the transconductance of the transistor decreases monotonically 'with stress duration. From the change in the slope of the subthreshold characteristics we have calculated the change in the density of interface states (Di') as a function of stress duration. We observe that the value of (Di') increases monotonically with stress duration for both stresses. However, the behaviour of fixed charge generation is somewhat different for the two stress conditions. In the case of constant-current stress, the threshold voltage is found to decrease initially and then increase, implying an initial generation of positive charge and then negative charge. In the case of hot-electron stress, no evidence of hole generation and trapping is found. After applying both stresses, the subthreshold current is dependent on the drain voltage VD for VD> 3kTlq, which suggests a short channel behaviour. After applying the stress we have two transistors in series, the transistor near the drain being a shortchannel device with a higher threshold voltage due to fixed negative charge generated near the drain by electron trapping. Keywords: electric field effects, interface electron states, oxidation, metalinsulator-semiconductor devices, silicon. 1. Introduetion The technique of constant-current stress has been used in the past to study the breakdown phenomenon in gate oxides. It has been postulated 1) that the oxide breakdown is closely related to the generation of a very high density of defects in the stressed oxide. These defects act as efficient and stable electron traps. In contrast to the above argument, it has also been proposed 2) that oxide breakdown is due to localized field enhancement at the cathode interface due to hole trapping. These studies were performed using MOS capacitor structures.. Philips Journalof Research Vol. 42 No. 5/
2 A. Bhattacharyya and S.N. Shabde Using a technique of constant-current stress between the gate and drain of an MOS transistor, we have examined previously") the mechanism of degradation of the transistor characteristics. From the transistor characteristics, we proposed 3) that the device degradation is a combined effect of electron trapping and trapping of holes created by impact ionization due to the high electric field (> 8 MV/cm) across the oxide. In this present work, we have compared the generation of interface states and the fixed oxide charge under two types of stresses, a) the constant-current stress, and b) a conventional hot electron stress. During the hot-electron stress, the bias conditions used were VG = VD/2, i.e., the gate voltage is half of the drain voltage (maximum substrate current condition). We have monitored the degradation of the transconductance, threshold voltage and the change in the subthreshold slope as a function of stress duration. While the transconductance degratation is related to the interface state generation, the threshold voltage shift is affected by the generation of fixed charges. We have calculated changes in the interface state density Dit as a function of stress time for both type of stresses, by monitoring the changes in the subthreshold slope. Before applying the stress, the subthreshold slope is independent of VD for VD> 3 kt/q, as expected for a long channel device 4). However, after applying the stress we find that the subthreshold slope is different for different values of VD' namely 0.1,1.0, and 5V. Moreover, this difference becomes more pronounced with increase in the stress duration. This suggests, that after both type of stresses, short-channel effects are dominant 4) and we have two transistors in series. Near the drain region, due to the electron trapping, we have a short-channel transistor with a higher value of the threshold voltage 5). p p Substrate Substrate (a) Constant Current Stress (b) Hot Electron Stress Fig. 1. Cross-sectional view of an MOS transistor for a) the constant-current stress between the gate and drain and b) the hot-electron stress with VG = V 0/2 584 Phitips Journalof Research Vol. 42 No. 5/6 1987
3 Generation of interface states during the electrical stressing of M OS transistors 2. Experimental conditions N-channel MOSFETs were fabricated using conventional polysilicon gate technology with p-type 17 to 33 n cm <100> Si substrate. The devices used in this investigation had a channel length and width of 1.5 and 20 IJ.m, respectively. The gate oxide thickness was 250A and was grown at 950 oe in dry 02. The source and drain regions were implanted with As diffused to a final junction depth of 0.3IJ.m. The transconductance degradation, the subthreshold slope, and the threshold voltage before and after stressing were measured by using an HP4145 test system. For the constant current stress across the gate and drain, we used a programmable Keithley 220 current course. The gate was connected to the positive terminal with the drain being grounded. The source and substrate were kept floating. The voltage across the gate and drain was monitored with a high input impedance electrometer (Keithley 616) and was read with an HP3445A digital voltmeter. The HP9845B desk top computer and HP9885S flexible disk drive were used for storing and analysing the data. Figure 1 shows a cross-sectional view of an MOS transistor for the constant-current stress between the gate and drain, and the hot-electron stress with V G =Vo/2. 1ft-~-~-~-'--~-r--r--,--i11-r------, V GD (V) t 10 p 80 gm (!LU) 70 t o ~1-==250=-...J40 -t(s) Fig. 2. Variation of the voltage VOD across gate and drain vs. time t, and maximum transconductance gm vs. time t, for a constant current stress of IOnA for an MOS transistor with WIL = 20/1.5. Inset shows cross-sectional view of an MOS transistor for the constant-current stress across gate and drain. Philips Journalof Research Vol. 42 No. 5/
4 A. Bhattacharyya and S.N. Shabde- 3. Results and discussion Figure 2 shows a plot of gate voltage vs. time for a constant current stress of 10 na across the gate and drain of 'an n-channel MOS transistor with WIL = 20/1.5, and the degradation of the maximum value of the transconductance (gm) as a function of stress duration. The inset of fig. 2 shows a cross-sectional view of an MOS transistor for constant-current stress. For the constant-current stress of 10 na, the increase in gate voltage necessary to maintain the current is due to electron trapping in the gate oxide in the gate-to-drain overlap region 6). In addition, electron traps are believed to be generated as a result of high-field stress 7). This trap generation explains the non-saturating behaviour of the gate voltage versus time plot. The gate voltage increases with time until breakdown, at which point the gate voltage necessary to maintain a constant current drops suddenly to almost zero. From such experimental data, it is tempting to conclude that the oxide breakdown is a result of electron trapping I). From fig. 2, we note that the maximum value of transconductance of the device decreases monotionically with stress duration, with the rate of degradation more pronounced till = 150 s. The transconductance degradation is related to the generation of interface states. The mobility degradation as a function of interface states generation can be expressed by an empirical relationship"). (1) with ILo = g(N a ), and a = g(N a ), where Dit is the density of interface traps (cm- 2 ey-i), Na is the acceptor concentration (cm- 3 ) and ILo is the initial mobility (crrr'/vs). By taking the difference of the inverse of the transconductance after and before stressing, we have gm(o) - gm(t) gm(t) (2) Thus, the degradation of transconductance (Llg m ) of the transistor is directly related to the generated interface trap density (LlD it ), based on the empirical relationship of eq. (1) 8). 586 Philip. Journalor Research Vol. 42 'No. 5/6 1987
5 Generation of interface states during the electrical stressing of M OS transistors We have calculated the interface trap density as a function of stress duration time by monitoring the change in the subthreshold slope for VD = 0.1 and 5 V. The shift of the subthreshold slope is given by ref. 4. kt t 6.S = Set) - S(O) = (In 10)~IlDit' e eo (3) where 6.Dit is the change in the interface trap density and tox is the oxide thickness. Figure 3 show the subthreshold characteristics before and after a constant-current stress of 10 na for 150 s, for two values of the drain voltage, namely V D =O.l and 5V. For constant-current stress, fig. 4 shows plots of the subthreshold slope as a function of the stress duration calculated for two different values of VD' namely, 0.1 and 5V. We note that at time t= 0, the subthreshold slope is independent of VD. With increase in stress duration, the subthreshold slope increases and the difference for the two different values of VD becomes more pronounced. For constant-current stress, fig. 5 shows plots of the change in the interface trap density versus stress duration for the two different values of VD.. For any value of VD' the value of the interface states increases rapidly with stress till oxide breakdown ocç,urs.the difference between the value of Dit for the two values of VD' also increases with stress time. However, one should consider the value of Dit for small value of VD as more realistic, since it is unaffected by the short-channel effect. ID (A) t STRESS 10nA Time= VG(V) Fig. 3. Subthreshold ID, VG characteristics for values of VD = 0.1 and 5 V (constant-current stress). Solid line-before applying the stress, dashed line-after applying the stress. Philips Journalof Research Vol. 42 No. 5/
6 A. Bhattacharyya and S.N. Shabde s (mv/'300 decode) t ot. VD = 0.1V VD = 5.0V 100 0~-L~2~OO--~-4~0-0~--ro~0~L_-80LO~ _1(5) Fig. 4. Subthreshold 'current stress). slope S versus stress duration I for values of VD = 0.1 and 5 V (constant- Figure 6 shows the subthreshold characteristics before and after applying a hot-electron stress for 1 hr with VG = 3.5 V, VD = 7.0 V, for three different values of the drain voltage, namely VD = 0.1, 1.0, and 5 V. As before, from the subthreshold slope, we calculate the density of the interface states. Figure 7 shows the density of interface states as a function of hot electron stress duration calculated for different values of the drain voltage. Comparing figs. 5 and 7, we find that for both the constant-current stress and the hot-electron stress, the density of interface states increases rapidly with stress duration. Figure 8 shows an initial decrease in the value of the threshold voltage during the constant-current stress and then an eventual increase. In contrast to this, in the case of hot-electron stress, the threshold voltage increases monotonically with stress time. This difference in the behaviour can be explained as follows. During the constant-current stress, electrons are injected in the oxide from the drain region by the mechanism of Fowler-Nordheim tunnelling 9). Moreover, in the constant-current stress, there is a high electric field induced across the gate oxide. This leads to the generation of electron and hole pairs by 588 Philips Journalof Research Vol. 42 No. 5/6 1987
7 Generation of interface states during the electrical stressing of M OS transistors t 4 VD = 0.1 V VD = 5.0 V 10" 5 L:O--'''!:5:::-0---'2::-!5L,0''---=-3~50'''''''''-4,.150''' LO-''''65~O-''''7::-!50 - I(s) Fig. 5. Generated interface trap density t!. Di' versus stress duration t for values of VD = 0.1 and 5 V (constant-current stress). impact ionization in Si ). Thus, the electrons injected in the oxide can induce both positive and negative charges in the oxide. The positive charges are the holes that produce a negative shift in the threshold voltage. The neg- ID (A) t STRESS V D = 7V V G = 3.5V Time = 1 hr. Fig. 6. Subthreshold ID, VG characteristics for values of Vo=O.l, 1.0, an d 5V (hot-electron stress). Solid line-before applying the stress, dashed line-after applying the stress. Philips Journalof Research Vol. 42 No. 5/
8 A. Bhattacharyya and S.N. Shabde Vo'O.1 V o Vo=1 V.. Vo'5V STRESS: VD' 7V VG' 3.5V Dil X (cm-2 1 ev- I ) t 50 _ Hmin) Fig. 7. Generated interface trap density Dil versus stress duration t for values of VD = 0.1, 1.0 and 5 V (hot-electron stress). ative charges are the electrons that get trapped near the drain and produce a positive shift in threshold voltage. For the conventional hot-electron stress, the field across the oxide is not ~--'r--r--r "---r--,.----, ~-L~~~~~JL~;=~~~~=j40 o 200' t(s) gm versus stress du- Fig. 8. The shift in threshold voltage V T and maximum transconductance ration t for a constant-current stress of 10 na. 80 gm()lu) 70 t Philips Journalof Research Vol. 41 No. 5/6 1987
9 Generation of interface states during the electricalstressing of MOS transistors high enough for the hot electrons injected into the oxide to cause impact ionization. Consequently, during hot-electron stress we observe only positive shift in threshold voltage due to the trapping of the injected electrons in the gate oxide. From figs. 3 and 6 we note that after applying the constant-current or hotelectron stress, the subthreshold slope is dependent on VD' indicating a shortchannel effect 4.5). The electrons trapped in the gate oxide near the drain region effectively produce a short-channel transistor with a higher threshold voltage in series with the transistor constituted of the remainder of the channel in which the threshold voltage is unaffected. The difference between the subthreshold slopes for VD = 0.1 and 5 V, increases with stress duration, implying that the effect of the short-channel transistor also increases with stress duration. This occurs due to the fact that the short-channel transistor becomes more of a factor as the threshold voltage increases with stress duration. The two-transistor-model is discussed in detail in ref Conclusions We have monitored and calculated the generation of interface states during constant-current and hot-electron stress leading to device degradation. We observe a significant increase in the density of interface states as a function of stress duration for both type of stress. Thus in addition to electron trapping and hole trapping, producing fixed oxide charge, which are suggested as mechanisms for the threshold voltage shift, the generated interface states resulting in transconductance degradation should also be taken into account. In the case of constant-current stress, we find an initial positive charge buildup due to the hole trapping followed by negative charge buildup due to electron trapping; while in the case of hot-electron stress only electron trapping is observed. After applying the stress, we observe short-channel effects in the subthreshold characteristics due to electron trapping in the gate oxide in the gate to drain overlap region. Acknowledgements It is a pleasure to acknowledge B. Stacy and G. Simmans for encouragement. REFERENCES I) E. Harari, 2) I.C. Chen, J. Appl. Phys., 49, 2478 (1978). S.E. Holland, and C. Hu, IEEE J. Solid State Circuits, SC-20, 333 (1985). 3) A. B hattacharyya and S. N. Shabde, IEEE Trans. Electron Devices, ED-33, 1329 (1986). 4) S. M. Sze, 'Physics of Semiconductors Devices', 2nd Edition, John-Wiley and Sons New York, 1981, pp. 446, 470. Philips Journalof Research Vol. 42 No. 5/
10 A. Bhattacharyya and S.N. Shabde ') S.N. Shabde, A. Bhattacharyya, R.S. Kao, and R.S. Muller, 'Two Transistor Model for Hot-electron MOSFET Degradation', (submitted for publication to Solid State Electron.). 6) M.S. Liang and C. Hu, IEDM Technical Digest, 396 (1981). 7) A. Bhattacharyya, Solid State Electron., 27, 899 (1984). R) S.C. Sun and J.D. Plummer, IEEE Trans. Electron Devices, ED-27, 1497 (1980). 9) Z.A. Weinberg, Solid State Electron., 20,11 (1977). Ill) N. Klein and P. Solomon, Appl. Phys., (1976). Authors Anjan Bhattacharyya; B.Sc. (Honours Physics), Presidency College, University of Calcutta, India, 1972; B.A. (Honours Physics), Trinity College, University of Cambridge, England, 1976; M.S. (Physics), Ph. D. (Electrical Engineering), University of Illinois, Urbana- Champaign, U.S.A., 1979 and 1981; Philips Research Laboratories Sunnyvale, Signetics Corporation, U.S.A., His Ph.D. dissertation was titled 'Laser annealing of ion-implanted Silicon'. He has worked on EEPROM device physics and technology. His current research interests are in hot carrier effects and thin oxides for CMOS devices and in interpoly dielectrics in EPROM devices. He has published over 25 papers in refereed technical journals and presented 10 conference papers. He is a Senior Member of the IEEE (U.S.A.) and member of the American Physical Society and of the Electrochemical Society. Sunil N. Shabde; B.Sc., Nagpur University, India, 1959; B.E. (Electr. Comm. Eng.), Indian Institute of Science, India, 1962; M.S.E.E., Purdue University, Lafayette, Indiana, U.S.A., 1965; Ph.D. (E.E.), Rice University, Houston, Texas, U.S.A., 1967; Assistant Professor of Electrical Engineering, University of Michigan, U.S.A., ; Advanced Technology Development, Signetics Corporation, Sunnyvale, Since 1972 he has an extensive experience in the semiconductor industry in the area of process development of various MOS processes and also in the area of yield improvement/device engineering in manufacturing. His industrial experience also includes project and group management at companies such as Signetics, AMI and Fairchild. He is author or coauthor of 14 technical publications in the device physics area. Currently he is engaged in process development of the I urn CM OS process for high speed CMOS logic applications. 592 Philips Journalof Research Vol. 42 No. 5/6 1987
Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor
Triode Working FET Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor The characteristics of energy bands as a function of applied voltage. Surface inversion. The expression for the
More informationCMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor
CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationLong Channel MOS Transistors
Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended to Metal-Oxide-Semiconductor Field-Effect transistors (MOSFET) by considering the following structure:
More informationL ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling
L13 04202017 ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling Scaling laws: Generalized scaling (GS) p. 610 Design steps p.613 Nanotransistor issues (page 626) Degradation
More informationCONSTANT CURRENT STRESS OF ULTRATHIN GATE DIELECTRICS
CONSTANT CURRENT STRESS OF ULTRATHIN GATE DIELECTRICS Y. Sun School of Electrical & Electronic Engineering Nayang Technological University Nanyang Avenue, Singapore 639798 e-mail: 14794258@ntu.edu.sg Keywords:
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationSemiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5
Semiconductor Devices C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5 Global leader in environmental and industrial measurement Wednesday 3.2. afternoon Tour around facilities & lecture
More informationECE 342 Electronic Circuits. 3. MOS Transistors
ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More informationFinal Examination EE 130 December 16, 1997 Time allotted: 180 minutes
Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2
More informationIntroduction to Reliability Simulation with EKV Device Model
Introduction to Reliability Simulation with Device Model Benoît Mongellaz Laboratoire IXL ENSEIRB - Université Bordeaux 1 - UMR CNRS 5818 Workshop november 4-5th, Lausanne 1 Motivation & Goal Introduced
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationThe Devices: MOS Transistors
The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor
More informationEE5311- Digital IC Design
EE5311- Digital IC Design Module 1 - The Transistor Janakiraman V Assistant Professor Department of Electrical Engineering Indian Institute of Technology Madras Chennai October 28, 2017 Janakiraman, IITM
More informationMOS Transistor I-V Characteristics and Parasitics
ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes
More informationA Compact Analytical Modelling of the Electrical Characteristics of Submicron Channel MOSFETs
ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 11, Number 4, 2008, 383 395 A Compact Analytical Modelling of the Electrical Characteristics of Submicron Channel MOSFETs Andrei SEVCENCO,
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationStretching the Barriers An analysis of MOSFET Scaling. Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa
Stretching the Barriers An analysis of MOSFET Scaling Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa Why Small? Higher Current Lower Gate Capacitance Higher
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The evices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationDigital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The July 30, 2002 1 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 10/30/2007 MOSFETs Lecture 4 Reading: Chapter 17, 19 Announcements The next HW set is due on Thursday. Midterm 2 is next week!!!! Threshold and Subthreshold
More informationIntroduction and Background
Analog CMOS Integrated Circuit Design Introduction and Background Dr. Jawdat Abu-Taha Department of Electrical and Computer Engineering Islamic University of Gaza jtaha@iugaza.edu.ps 1 Marking Assignments
More informationNegative Bias Temperature Instability (NBTI) Physics, Materials, Process, and Circuit Issues. Dieter K. Schroder Arizona State University Tempe, AZ
Negative Bias Temperature Instability (NBTI) Physics, Materials, Process, and Circuit Issues Dieter K. Schroder Arizona State University Tempe, AZ Introduction What is NBTI? Material Issues Device Issues
More informationGate Carrier Injection and NC-Non- Volatile Memories
Gate Carrier Injection and NC-Non- Volatile Memories Jean-Pierre Leburton Department of Electrical and Computer Engineering and Beckman Institute University of Illinois at Urbana-Champaign Urbana, IL 61801,
More informationMOS CAPACITOR AND MOSFET
EE336 Semiconductor Devices 1 MOS CAPACITOR AND MOSFET Dr. Mohammed M. Farag Ideal MOS Capacitor Semiconductor Devices Physics and Technology Chapter 5 EE336 Semiconductor Devices 2 MOS Capacitor Structure
More informationLECTURE 3 MOSFETS II. MOS SCALING What is Scaling?
LECTURE 3 MOSFETS II Lecture 3 Goals* * Understand constant field and constant voltage scaling and their effects. Understand small geometry effects for MOS transistors and their implications modeling and
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 10 MOSFET part 1 guntzel@inf.ufsc.br ual-well Trench-Isolated
More informationSubthreshold and scaling of PtSi Schottky barrier MOSFETs
Superlattices and Microstructures, Vol. 28, No. 5/6, 2000 doi:10.1006/spmi.2000.0954 Available online at http://www.idealibrary.com on Subthreshold and scaling of PtSi Schottky barrier MOSFETs L. E. CALVET,
More informationFIELD-EFFECT TRANSISTORS
FIEL-EFFECT TRANSISTORS 1 Semiconductor review 2 The MOS capacitor 2 The enhancement-type N-MOS transistor 3 I-V characteristics of enhancement MOSFETS 4 The output characteristic of the MOSFET in saturation
More informationPractice 3: Semiconductors
Practice 3: Semiconductors Digital Electronic Circuits Semester A 2012 VLSI Fabrication Process VLSI Very Large Scale Integration The ability to fabricate many devices on a single substrate within a given
More informationLecture 04 Review of MOSFET
ECE 541/ME 541 Microelectronic Fabrication Techniques Lecture 04 Review of MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) What is a Transistor? A Switch! An MOS Transistor V GS V T V GS S Ron D
More informationMOS Transistor Properties Review
MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO
More informationMOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA
MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the Field-Effect Transistor! Julius Lilienfeld filed a patent describing
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 29, 2019 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2019 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationan introduction to Semiconductor Devices
an introduction to Semiconductor Devices Donald A. Neamen Chapter 6 Fundamentals of the Metal-Oxide-Semiconductor Field-Effect Transistor Introduction: Chapter 6 1. MOSFET Structure 2. MOS Capacitor -
More informationSemiconductor Physics fall 2012 problems
Semiconductor Physics fall 2012 problems 1. An n-type sample of silicon has a uniform density N D = 10 16 atoms cm -3 of arsenic, and a p-type silicon sample has N A = 10 15 atoms cm -3 of boron. For each
More informationLecture 12: MOS Capacitors, transistors. Context
Lecture 12: MOS Capacitors, transistors Context In the last lecture, we discussed PN diodes, and the depletion layer into semiconductor surfaces. Small signal models In this lecture, we will apply those
More informationMOS Transistor Theory
CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS
More informationMetal-oxide-semiconductor field effect transistors (2 lectures)
Metal-ide-semiconductor field effect transistors ( lectures) MOS physics (brief in book) Current-voltage characteristics - pinch-off / channel length modulation - weak inversion - velocity saturation -
More informationComparative Analysis of Practical Threshold Voltage Extraction Techniques for CMOS. Yu-Hsing Cheng ON Semiconductor October 15, 2018
Comparative Analysis of Practical Threshold Voltage Extraction Techniques for CMOS and LDMOS Devices in 180 nm Technology Yu-Hsing Cheng ON Semiconductor October 15, 2018 Outline Overview and Background
More informationLecture 11: MOS Transistor
Lecture 11: MOS Transistor Prof. Niknejad Lecture Outline Review: MOS Capacitors Regions MOS Capacitors (3.8 3.9) CV Curve Threshold Voltage MOS Transistors (4.1 4.3): Overview Cross-section and layout
More informationElectrical measurements of voltage stressed Al 2 O 3 /GaAs MOSFET
Microelectronics Reliability xxx (2007) xxx xxx www.elsevier.com/locate/microrel Electrical measurements of voltage stressed Al 2 O 3 /GaAs MOSFET Z. Tang a, P.D. Ye b, D. Lee a, C.R. Wie a, * a Department
More informationCharacterization of the gate-voltage dependency of input capacitance in a SiC MOSFET
Characterization of the gate-voltage dependency of input capacitance in a SiC MOSFET Nathabhat Phankong 1a), Tsuyoshi Funaki 2, and Takashi Hikihara 1 1 Kyoto University, Dept. of Electrical Eng., Graduate
More informationECE 342 Electronic Circuits. Lecture 6 MOS Transistors
ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2
More information! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 3, 018 MOS Transistor Theory, MOS Model Lecture Outline! CMOS Process Enhancements! Semiconductor Physics " Band gaps " Field Effects!
More informationECE 546 Lecture 10 MOS Transistors
ECE 546 Lecture 10 MOS Transistors Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu NMOS Transistor NMOS Transistor N-Channel MOSFET Built on p-type
More informationECE 497 JS Lecture - 12 Device Technologies
ECE 497 JS Lecture - 12 Device Technologies Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 NMOS Transistor 2 ρ Source channel charge density
More informationmobility reduction design rule series resistance lateral electrical field transversal electrical field
Compact Modelling of Submicron CMOS D.B.M. Klaassen Philips Research Laboratories, Eindhoven, The Netherlands ABSTRACT The accuracy of present-day compact MOS models and relevant benchmark criteria are
More informationLecture 4: CMOS Transistor Theory
Introduction to CMOS VLSI Design Lecture 4: CMOS Transistor Theory David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Outline q Introduction q MOS Capacitor q
More informationMODEL MECHANISM OF CMOS DEVICE FOR RELIBILITY ENHANCEMENT
MODEL MECHANISM OF CMOS DEVICE FOR RELIBILITY ENHANCEMENT Sandeep Lalawat and Prof.Y.S.Thakur lalawat_er2007@yahoo.co.in,ystgecu@yahoo.co.in Abstract This paper present specific device level life time
More informationAVALANCHE-INJECTED CURRENT IN MNOS STRUCTURES
Philips Res. Repts 26, 382-390, 1971 AVALANCHE-INJECTED CURRENT IN MNOS STRUCTURES Abstract 1. Introduetion by J. F. VERWEY The emission current through the dielectric due to electrons from an avalanching
More informationSEMICONDUCTOR MEMORIES
SEMICONDUCTOR MEMORIES Semiconductor Memory Classification RWM NVRWM ROM Random Access Non-Random Access EPROM E 2 PROM Mask-Programmed Programmable (PROM) SRAM FIFO FLASH DRAM LIFO Shift Register CAM
More informationSECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University
NAME: PUID: SECTION: Circle one: Alam Lundstrom ECE 305 Exam 5 SOLUTIONS: April 18, 2016 M A Alam and MS Lundstrom Purdue University This is a closed book exam You may use a calculator and the formula
More informationA Computational Model of NBTI and Hot Carrier Injection Time-Exponents for MOSFET Reliability
Journal of Computational Electronics 3: 165 169, 2004 c 2005 Springer Science + Business Media, Inc. Manufactured in The Netherlands. A Computational Model of NBTI and Hot Carrier Injection Time-Exponents
More informationModeling of the Substrate Current and Characterization of Traps in MOSFETs under Sub-Bandgap Photonic Excitation
Journal of the Korean Physical Society, Vol. 45, No. 5, November 2004, pp. 1283 1287 Modeling of the Substrate Current and Characterization of Traps in MOSFETs under Sub-Bandgap Photonic Excitation I.
More informationLecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:
Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I- curve (Square-Law Model)
More informationLecture 5: CMOS Transistor Theory
Lecture 5: CMOS Transistor Theory Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline q q q q q q q Introduction MOS Capacitor nmos I-V Characteristics
More informationLecture 3: CMOS Transistor Theory
Lecture 3: CMOS Transistor Theory Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V Characteristics Gate and Diffusion Capacitance 2 Introduction So far, we have treated transistors
More informationNumerical and experimental characterization of 4H-silicon carbide lateral metal-oxide-semiconductor field-effect transistor
Numerical and experimental characterization of 4H-silicon carbide lateral metal-oxide-semiconductor field-effect transistor Siddharth Potbhare, a Neil Goldsman, b and Gary Pennington Department of Electrical
More informationChoice of V t and Gate Doping Type
Choice of V t and Gate Doping Type To make circuit design easier, it is routine to set V t at a small positive value, e.g., 0.4 V, so that, at V g = 0, the transistor does not have an inversion layer and
More informationEE105 - Fall 2006 Microelectronic Devices and Circuits
EE105 - Fall 2006 Microelectronic Devices and Circuits Prof. Jan M. Rabaey (jan@eecs) Lecture 7: MOS Transistor Some Administrative Issues Lab 2 this week Hw 2 due on We Hw 3 will be posted same day MIDTERM
More informationLecture 25. Semiconductor Memories. Issues in Memory
Lecture 25 Semiconductor Memories Issues in Memory Memory Classification Memory Architectures TheMemoryCore Periphery 1 Semiconductor Memory Classification RWM NVRWM ROM Random Access Non-Random Access
More information! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 9, 019 MOS Transistor Theory, MOS Model Lecture Outline CMOS Process Enhancements Semiconductor Physics Band gaps Field Effects
More informationMOSFET Capacitance Model
MOSFET Capacitance Model So far we discussed the MOSFET DC models. In real circuit operation, the device operates under time varying terminal voltages and the device operation can be described by: 1 small
More informationDigital Integrated Circuits A Design Perspective
Semiconductor Memories Adapted from Chapter 12 of Digital Integrated Circuits A Design Perspective Jan M. Rabaey et al. Copyright 2003 Prentice Hall/Pearson Outline Memory Classification Memory Architectures
More informationPerformance Analysis of Ultra-Scaled InAs HEMTs
Purdue University Purdue e-pubs Birck and NCN Publications Birck Nanotechnology Center 2009 Performance Analysis of Ultra-Scaled InAs HEMTs Neerav Kharche Birck Nanotechnology Center and Purdue University,
More informationECE315 / ECE515 Lecture-2 Date:
Lecture-2 Date: 04.08.2016 NMOS I/V Characteristics Discussion on I/V Characteristics MOSFET Second Order Effect NMOS I-V Characteristics ECE315 / ECE515 Gradual Channel Approximation: Cut-off Linear/Triode
More informationMOS Transistor Theory
MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors
More informationSemiconductor Memories
Semiconductor References: Adapted from: Digital Integrated Circuits: A Design Perspective, J. Rabaey UCB Principles of CMOS VLSI Design: A Systems Perspective, 2nd Ed., N. H. E. Weste and K. Eshraghian
More informationSemiconductor Physics Problems 2015
Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible
More informationRELAXABLE DAMAGE IN HOT-CARRIER
Active and Passive Elec. Comp., 1999, Vol. 22, pp. 147-156 (C) 1999 OPA (Overseas Publishers Association) N.V. Reprints available directly from the publisher Published by license under Photocopying permitted
More informationOperation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS
Operation and Modeling of The MOS Transistor Second Edition Yannis Tsividis Columbia University New York Oxford OXFORD UNIVERSITY PRESS CONTENTS Chapter 1 l.l 1.2 1.3 1.4 1.5 1.6 1.7 Chapter 2 2.1 2.2
More informationMETA-STABILITY EFFECTS IN ORGANIC BASED TRANSISTORS
META-STABILITY EFFECTS IN ORGANIC BASED TRANSISTORS H. L. Gomes 1*, P. Stallinga 1, F. Dinelli 2, M. Murgia 2, F. Biscarini 2, D. M. de Leeuw 3 1 University of Algarve, Faculty of Sciences and Technology
More informationECE-305: Fall 2017 MOS Capacitors and Transistors
ECE-305: Fall 2017 MOS Capacitors and Transistors Pierret, Semiconductor Device Fundamentals (SDF) Chapters 15+16 (pp. 525-530, 563-599) Professor Peter Bermel Electrical and Computer Engineering Purdue
More informationUniversal Mobility-Field Curves For Electrons In Polysilicon Inversion Layer
International Journal of Engineering & Computer Science IJECS-IJENS Vol:13 No:5 36 Universal Mobility-Field Curves For Electrons In Polysilicon Inversion Layer M. I. Idris 1, Faiz Arith 2, S. A. M. Chachuli
More information1. The MOS Transistor. Electrical Conduction in Solids
Electrical Conduction in Solids!The band diagram describes the energy levels for electron in solids.!the lower filled band is named Valence Band.!The upper vacant band is named conduction band.!the distance
More informationMOS Transistor Theory MOSFET Symbols Current Characteristics of MOSFET. MOS Symbols and Characteristics. nmos Enhancement Transistor
MOS Transistor Theory MOSFET Symbols Current Characteristics of MOSFET Calculation of t and Important 2 nd Order Effects SmallSignal Signal MOSFET Model Summary Material from: CMOS LSI Design By Weste
More informationReduction of Self-heating effect in LDMOS devices
Reduction of Self-heating effect in LDMOS devices T.K.Maiti * and C. K. Maiti ** Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur-721302, India
More informationMicroelectronics Part 1: Main CMOS circuits design rules
GBM8320 Dispositifs Médicaux telligents Microelectronics Part 1: Main CMOS circuits design rules Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim! http://www.cours.polymtl.ca/gbm8320/! med-amine.miled@polymtl.ca!
More informationChapter 4 Field-Effect Transistors
Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation
More informationHOT-CARRIER RELIABILITY SIMULATION IN AGGRESSIVELY SCALED MOS TRANSISTORS. Manish P. Pagey. Dissertation. Submitted to the Faculty of the
HOT-CARRIER RELIABILITY SIMULATION IN AGGRESSIVELY SCALED MOS TRANSISTORS By Manish P. Pagey Dissertation Submitted to the Faculty of the Graduate School of Vanderbilt University in partial fulfillment
More informationChapter 2 CMOS Transistor Theory. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan
Chapter 2 CMOS Transistor Theory Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Introduction MOS Device Design Equation Pass Transistor Jin-Fu Li, EE,
More informationModeling and Computation of Gate Tunneling Current through Ultra Thin Gate Oxides in Double Gate MOSFETs with Ultra Thin Body Silicon Channel
Modeling and Computation of Gate Tunneling Current through Ultra Thin Gate Oxides in Double Gate MOSFETs with Ultra Thin Body Silicon Channel Bhadrinarayana L V 17 th July 2008 Microelectronics Lab, Indian
More informationEE105 - Fall 2005 Microelectronic Devices and Circuits
EE105 - Fall 005 Microelectronic Devices and Circuits ecture 7 MOS Transistor Announcements Homework 3, due today Homework 4 due next week ab this week Reading: Chapter 4 1 ecture Material ast lecture
More informationSimulation of Schottky Barrier MOSFET s with a Coupled Quantum Injection/Monte Carlo Technique
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 47, NO. 6, JUNE 2000 1241 Simulation of Schottky Barrier MOSFET s with a Coupled Quantum Injection/Monte Carlo Technique Brian Winstead and Umberto Ravaioli,
More informationChapter 2 MOS Transistor theory
Chapter MOS Transistor theory.1 Introduction An MOS transistor is a majority-carrier device, which the current a conductg channel between the source and the dra is modulated by a voltage applied to the
More informationLecture 7 - PN Junction and MOS Electrostatics (IV) Electrostatics of Metal-Oxide-Semiconductor Structure. September 29, 2005
6.12 - Microelectronic Devices and Circuits - Fall 25 Lecture 7-1 Lecture 7 - PN Junction and MOS Electrostatics (IV) Electrostatics of Metal-Oide-Semiconductor Structure September 29, 25 Contents: 1.
More informationLecture #27. The Short Channel Effect (SCE)
Lecture #27 ANNOUNCEMENTS Design Project: Your BJT design should meet the performance specifications to within 10% at both 300K and 360K. ( β dc > 45, f T > 18 GHz, V A > 9 V and V punchthrough > 9 V )
More informationDigital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories
Digital Integrated Circuits A Design Perspective Semiconductor Chapter Overview Memory Classification Memory Architectures The Memory Core Periphery Reliability Case Studies Semiconductor Memory Classification
More informationFlash Memory Cell Compact Modeling Using PSP Model
Flash Memory Cell Compact Modeling Using PSP Model Anthony Maure IM2NP Institute UMR CNRS 6137 (Marseille-France) STMicroelectronics (Rousset-France) Outline Motivation Background PSP-Based Flash cell
More informationEEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 118 Lecture #2: MOSFET Structure and Basic Operation Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Announcements Lab 1 this week, report due next week Bring
More informationECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University
NAME: PUID: : ECE 305 Exam 5 SOLUTIONS: April 17, 2015 Mark Lundstrom Purdue University This is a closed book exam. You may use a calculator and the formula sheet at the end of this exam. Following the
More informationThe Intrinsic Silicon
The Intrinsic ilicon Thermally generated electrons and holes Carrier concentration p i =n i ni=1.45x10 10 cm-3 @ room temp Generally: n i = 3.1X10 16 T 3/2 e -1.21/2KT cm -3 T= temperature in K o (egrees
More informationCourse Administration. CPE/EE 427, CPE 527 VLSI Design I L04: MOS Transistors. Review: CMOS Process at a Glance
Course Administration CPE/EE 7, CPE 7 VLI esign I L: MO Transistors epartment of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic ( www.ece.uah.edu/~milenka
More information6.012 Electronic Devices and Circuits
Page 1 of 12 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits FINAL EXAMINATION Open book. Notes: 1. Unless
More informationMOS Capacitors ECE 2204
MOS apacitors EE 2204 Some lasses of Field Effect Transistors Metal-Oxide-Semiconductor Field Effect Transistor MOSFET, which will be the type that we will study in this course. Metal-Semiconductor Field
More informationCharge Storage in the MOS Structure. The Inverted MOS Capacitor (V GB > V Tn )
The Inverted MO Capacitor (V > V Tn ) We consider the surface potential as Þxed (ÒpinnedÓ) at φ s,max = - φ p φ(x).5 V. V V ox Charge torage in the MO tructure Three regions of operation: Accumulation:
More informationNanoscale CMOS Design Issues
Nanoscale CMOS Design Issues Jaydeep P. Kulkarni Assistant Professor, ECE Department The University of Texas at Austin jaydeep@austin.utexas.edu Fall, 2017, VLSI-1 Class Transistor I-V Review Agenda Non-ideal
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More information