Gate Carrier Injection and NC-Non- Volatile Memories
|
|
- Ralph Norman
- 5 years ago
- Views:
Transcription
1 Gate Carrier Injection and NC-Non- Volatile Memories Jean-Pierre Leburton Department of Electrical and Computer Engineering and Beckman Institute University of Illinois at Urbana-Champaign Urbana, IL 61801, USA
2 Hot Carrier Effects in MOSFETs High-field/non-linear transport f(v) F x Long tail energy distribution = (1 / 2) * 2 v x * * After R.S. Muller and T.I Kamins, DEIC, Wiley, 3d ed.
3 Hot Carrier Effects: Substrate Current * Impact Ionization e S E>E G S S S e e E G h + S S S S S E c Ev I-V characteristics *After R.S. Muller and T.I Kamins, DEIC, Wiley, 3d ed.
4 Hot Carrier Injection into the Gate * Schematic of hot carrier injection Gate current vs. V D Lucky-Electron Model Reduction of hot carrier injection: LDD exp( ) Hot electron mean-free-path Maximum lateral electric field *After R.S. Muller and T.I Kamins, DEIC, Wiley, 3d ed.
5 Tunneling Injection into the Gate * Direct Tunneling Electron trapping in SiO 2 Hole trapping in SiO 2 = (, ) Fowler-Nordheim Tunneling Trap-Assisted Tunneling ox F ox exp( 4 2 * 3/2 3 *After Y.Taur and T.H. Ning, FMVD, Cambridge, 2d ed. ) V T - Degradation Dissipation (gate leakage)
6 Injection into Floating Gates n-channel Injection by channel hot electrons (CHE) After R.S. Muller and T.I Kamins, DEIC, Wiley, 3d ed. p-channel Drain-avalanche (impact ionization) No CHE because larger oxide barrier
7 Solid State Memories EEPROM Programming damages oxide Endurance : cycles Hot-electrons or tunneling Flash memories X HD s Noiseless Faster access Smaller and lighter No moving parts Low power consumption Applications Digital cameras Portable devices Removable data storage
8 Flash Memory Device: Basic Operation * ETOX: Hot electron-tunneling combined V T -shift But leakage through defects!!! FG electrically disconnected Data stored in form of charge packages Transport mechanisms (CHE) FN tunnelling (oxide damage) Memory cells altered individually Data storage sensed by conductance Non-volatile storage Down scaling X retention time * A. Thean and J.P.Leburton, IEEE Potentials, 21(4) 35, (2002)
9 Novel Memory Cells (Leakage Reduction) * Individual nodes in dielectrics SONOS * A. Thean and J.P.Leburton, IEEE Potentials, 21(4) 35, (2002)
10 Nanocrystal Memories * NC memory device structure ** Single electron charging*** E<e 2 /2C: Coulomb blockade V G =e/c; C:NC capacitance NC memory operation principle* ** Courtesy Motorola Inc. * S. Tiwari et al. IEDM Tech Dig., 521, Dec *** A. Thean and J.P. Leburton, IEEE EDL 20, 286, 1999.
11 NC Memory Device: QM Modeling * Simulated structure Crystallographic orientations Schroedinger Equation (effective mass approx.) ( ) 1 ( ) 1 ( ) (,, ) 1 ( ) 1 ( ) 1 ( ) 1 ( ) 1 ( ) 1 ( ) 1, Rotation matrix = ( ), ( ) =,, ( ) 1 1 ( ) = ( ) ( ) *J.S. de Sousa et al., APL 82, 2685 (2003)
12 Electronic Orbitals * SPHERICAL NC HEMISPHERICAL NC CRYSTALLOGRAPHIC ROTATION EFFECT e YY (0) e XX (0) e YY (0) e ZZ (0) e XX (0) e ZZ (0) e YY (1) e XX (1) e YY (1) e ZZ (1) e XX (1) e ZZ (1) e YY (2) e YY (3) e XX (2) e YY (2) e ZZ (2) e XX (2) e ZZ (2) e XX (3) e YY (3) e ZZ (3) z e XX (3) e ZZ (3) x y lh 0, hh 0 lh 0, hh 0 lh 1, hh 1 lh 2, hh 2 lh 1, hh 1 lh 2, hh 2 lh 3, hh 3 lh 3, hh 3 *J.S. de Sousa et al., APL 82, 2685 (2003)
13 Energy Spectra: Effective Mass Anisotropy Spherical nanocrystal D = 10 nm 1/ = 2/(3 ) + 1/(3 )
14 Energy Spectra: Size and Shape Effects * Spherical Quantum Dots Truncated Nanocrystals Degeneracy among energy valleys Lifting of energy valleys degeneracy Orbitals orientation follow the rotation of Accidental degeneracies the effective mass tensor
15 Crystallographic Orientation Effects * Different crystalline orientations are responsible for accidental degeneracy E n <k B T (room temperature) for the [010] orientation Minibands appear for the [110] orientation Despite of the non-symetrical shape, energy valleys degeneracy is recovered for the [111] orientation
16 Self-Consistent Device Modeling * non-uniform grid (n x =33, n y =133, n z =33) control oxide nano crystal barrier oxide channel substrate Fully 3D Iterative Scheme QD embedded in a MOS device Metallic gate Substrate thickness ~ 2µm Si band structure: effective mass anisotropy, energy valleys degeneracy and crystallographic orientation *A. Thean and J.-P. Leburton, J. Appl. Phys. 89, 2808 (2001)
17 Single Electron Charging: Statics * Spherical nanocrystal D = 12.5 nm *A. Thean and J.-P. Leburton, J. Appl. Phys. 89, 2808 (2001)
18 Data Operation Modeling: Dynamics * Data programming Bardeen Hamiltonian approach Data erase and retention ground state *J. S. de Sousa et al, J. Appl. Phys. 92, 6182 (2002) *J. S. de Sousa et al, Appl. Phys. Lett. 82, 2685 (2003)
19 Charging Time Dynamics * Tunneling barrier thickness D=7nm Practical programming times (100 ns) are only achieved by combining very thin oxide barriers ( 20Å) and V G >2.0V (consistent with experiment) Correlation between the average charging time and the number of electrons in the channel *J. S. de Sousa et al, J. Appl. Phys. 92, 6182 (2002)
20
21
22 A tough problem: Data retention The faster data are written... V G =2.0V T OX =15Å J. S. de Sousa et al, J. Appl. Phys. 92, 6182 (2002) J. S. de Sousa et al, Appl. Phys. Lett. 82, 2685 (2003)... the faster they are lost! Shapes Hemisphere Trunc. Sphere Sphere D= 70Å T OX = 35Å Retention Time 11 Days 3Months 10 Years A. Thean et al., Proc. Nonvolatile Memory Technology Symp., 2000, pp.1621.
23 Si 1-x Ge x NC s: Advantages Due to the misaligment between the NC and substrate valence band edges, hole-based operations appear to be appropriate for simultaneous good programming performances and reliable data retention!
24 Electron & Hole Operations: Schematics writing electrons (V G > 0) writing holes (V G < 0) erasing electrons (V G < 0) erasing holes (V G > 0) e-based operation h-based operation V G < 0 V G = 0 V G > 0 V FB * Erase Off Write ~ -1.0 V write Off Erase ~ V N A =10 17 cm -3 for p-type Si, N D = cm -3 for n type Si and Al metallic gate.
25 Dynamical Performances* Programming Erase and retention hh lh x=0.0 (solid line) x=0.2 (circle) x=0.4 (square) x=0.6 (triangle) x=0.8 (open circle) x=1.0 (open square) J. S. de Sousa et al., Appl. Phys. Lett. 90, (2007)
26
27 Optical Programming* *J. S. de Sousa et al., Appl. Phys. Lett. 92, (2008)
28 Conclusions* Nanocrystal flash memories Many device features can be used to optimize the trade-off between retention and preformance: NC shape, oxide thickness, high-k oxides. Although slower, hole-based device operation is suitable for long retention. Optical programming may lead to extremely fast memory operation without compromising data retention lh hh *J. S. de Sousa et al., Appl. Phys. Lett. 92, (2008)
Moores Law for DRAM. 2x increase in capacity every 18 months 2006: 4GB
MEMORY Moores Law for DRAM 2x increase in capacity every 18 months 2006: 4GB Corollary to Moores Law Cost / chip ~ constant (packaging) Cost / bit = 2X reduction / 18 months Current (2008) ~ 1 micro-cent
More informationFloating Gate Devices: Operation and Compact Modeling
Floating Gate Devices: Operation and Compact Modeling Paolo Pavan (1), Luca Larcher (1) and Andrea MarmirolI (2) (1) Università di Modena e Reggio Emilia, Via Fogliani, 1 42100 Reggio Emilia (Italy) -
More informationThreshold voltage shift of heteronanocrystal floating gate flash memory
JOURNAL OF APPLIED PHYSICS 97, 034309 2005 Threshold voltage shift of heteronanocrystal floating gate flash memory Yan Zhu, Dengtao Zhao, Ruigang Li, and Jianlin Liu a Quantum Structures Laboratory, Department
More informationFlash Memory Cell Compact Modeling Using PSP Model
Flash Memory Cell Compact Modeling Using PSP Model Anthony Maure IM2NP Institute UMR CNRS 6137 (Marseille-France) STMicroelectronics (Rousset-France) Outline Motivation Background PSP-Based Flash cell
More informationOptimization of the Dielectric Constant of a Blocking Dielectric in the Nonvolatile Memory Based on Silicon Nitride
ISSN 8756-699, Optoelectronics, Instrumentation and Data Processing, 9, Vol. 45, No. 4, pp. 48 5. c Allerton Press, Inc., 9. Original Russian Text c Y. N. Novikov, V. A. Gritsenko, K. A. Nasyrov, 9, published
More informationMagnetic core memory (1951) cm 2 ( bit)
Magnetic core memory (1951) 16 16 cm 2 (128 128 bit) Semiconductor Memory Classification Read-Write Memory Non-Volatile Read-Write Memory Read-Only Memory Random Access Non-Random Access EPROM E 2 PROM
More informationLarge Storage Window in a-sinx/nc-si/a-sinx Sandwiched Structure
2017 Asia-Pacific Engineering and Technology Conference (APETC 2017) ISBN: 978-1-60595-443-1 Large Storage Window in a-sinx/nc-si/a-sinx Sandwiched Structure Xiang Wang and Chao Song ABSTRACT The a-sin
More informationSemiconductor Memories
Semiconductor References: Adapted from: Digital Integrated Circuits: A Design Perspective, J. Rabaey UCB Principles of CMOS VLSI Design: A Systems Perspective, 2nd Ed., N. H. E. Weste and K. Eshraghian
More informationDigital Integrated Circuits A Design Perspective
Semiconductor Memories Adapted from Chapter 12 of Digital Integrated Circuits A Design Perspective Jan M. Rabaey et al. Copyright 2003 Prentice Hall/Pearson Outline Memory Classification Memory Architectures
More informationN ano scale l S il ii lco i n B ased N o nvo lat l i atl ie l M em ory r Chungwoo Kim, Ph.D.
cw_kim@samsung.com Acknowledgements Collaboration Funding Outline Introduction Current research status Nano fabrication Process Nanoscale patterning SiN thin film Si Nanoparticle Nano devices Nanoscale
More informationHow a single defect can affect silicon nano-devices. Ted Thorbeck
How a single defect can affect silicon nano-devices Ted Thorbeck tedt@nist.gov The Big Idea As MOS-FETs continue to shrink, single atomic scale defects are beginning to affect device performance Gate Source
More informationDigital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories
Digital Integrated Circuits A Design Perspective Semiconductor Chapter Overview Memory Classification Memory Architectures The Memory Core Periphery Reliability Case Studies Semiconductor Memory Classification
More informationSemiconductor Memory Classification
Semiconductor Memory Classification Read-Write Memory Non-Volatile Read-Write Memory Read-Only Memory Random Access Non-Random Access EPROM E 2 PROM Mask-Programmed Programmable (PROM) SRAM FIFO FLASH
More informationGMU, ECE 680 Physical VLSI Design 1
ECE680: Physical VLSI Design Chapter VIII Semiconductor Memory (chapter 12 in textbook) 1 Chapter Overview Memory Classification Memory Architectures The Memory Core Periphery Reliability Case Studies
More informationPart 5: Quantum Effects in MOS Devices
Quantum Effects Lead to Phenomena such as: Ultra Thin Oxides Observe: High Leakage Currents Through the Oxide - Tunneling Depletion in Poly-Si metal gate capacitance effect Thickness of Inversion Layer
More informationA final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room).
A final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room). The Final Exam will take place from 12:30PM to 3:30PM on Saturday May 12 in 60 Evans.» All of
More informationObjective and Outline. Acknowledgement. Objective: Power Components. Outline: 1) Acknowledgements. Section 4: Power Components
Objective: Power Components Outline: 1) Acknowledgements 2) Objective and Outline 1 Acknowledgement This lecture note has been obtained from similar courses all over the world. I wish to thank all the
More informationLecture 25. Semiconductor Memories. Issues in Memory
Lecture 25 Semiconductor Memories Issues in Memory Memory Classification Memory Architectures TheMemoryCore Periphery 1 Semiconductor Memory Classification RWM NVRWM ROM Random Access Non-Random Access
More informationCHAPTER I. Introduction. 1.1 State of the art for non-volatile memory
CHAPTER I Introduction 1.1 State of the art for non-volatile memory 1.1.1 Basics of non-volatile memory devices In the last twenty years, microelectronics has been strongly developed, concerning higher
More informationJUNCTION LEAKAGE OF A SiC-BASED NON-VOLATILE RANDOM ACCESS MEMORY (NVRAM) K. Y. Cheong ABSTRACT INTRODUCTION
JUNCTION LEAKAGE OF A SiC-BASED NON-VOLATILE RANDOM ACCESS MEMORY (NVRAM) K. Y. Cheong Electronic Materials Research Group, School of Materials and Mineral Resources Engineering, Engineering Campus, Universiti
More informationSEMICONDUCTOR MEMORIES
SEMICONDUCTOR MEMORIES Semiconductor Memory Classification RWM NVRWM ROM Random Access Non-Random Access EPROM E 2 PROM Mask-Programmed Programmable (PROM) SRAM FIFO FLASH DRAM LIFO Shift Register CAM
More informationA Computational Model of NBTI and Hot Carrier Injection Time-Exponents for MOSFET Reliability
Journal of Computational Electronics 3: 165 169, 2004 c 2005 Springer Science + Business Media, Inc. Manufactured in The Netherlands. A Computational Model of NBTI and Hot Carrier Injection Time-Exponents
More informationSemiconductor Memories
!"#"$%&'()$*#+%$*,' -"+./"$0 1'!*0"#)'2*+03*.$"4* Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Semiconductor Memories December 20, 2002 !"#$%&'()*&'*+&, Memory Classification Memory Architectures
More informationMultiple Gate CMOS and Beyond
Multiple CMOS and Beyond Dept. of EECS, KAIST Yang-Kyu Choi Outline 1. Ultimate Scaling of MOSFETs - 3nm Nanowire FET - 8nm Non-Volatile Memory Device 2. Multiple Functions of MOSFETs 3. Summary 2 CMOS
More informationAdvanced Flash and Nano-Floating Gate Memories
Advanced Flash and Nano-Floating Gate Memories Mater. Res. Soc. Symp. Proc. Vol. 1337 2011 Materials Research Society DOI: 10.1557/opl.2011.1028 Scaling Challenges for NAND and Replacement Memory Technology
More informationQuantum Mechanical Simulation for Ultra-thin High-k Gate Dielectrics Metal Oxide Semiconductor Field Effect Transistors
Mechanical Simulation for Ultra-thin High-k Gate Dielectrics Metal Oxide Semiconductor Field Effect Transistors Shih-Ching Lo 1, Yiming Li 2,3, and Jyun-Hwei Tsai 1 1 National Center for High-Performance
More informationModelling and Simulation of Charging and Discharging Processes in Nanocrystal Flash Memories During Program and Erase Operations
Modelling and Simulation of Charging and Discharging Processes in Nanocrystal Flash Memories During Program and Erase Operations Andrea Campera * and Giuseppe Iannaccone Dipartimento di Ingegneria dell
More informationC-V and G-V Measurements Showing Single Electron Trapping in Nanocrystalline Silicon Dot Embedded in MOS Memory Structure
Mat. Res. Soc. Symp. Proc. Vol. 686 2002 Materials Research Society C-V and G-V Measurements Showing Single Electron Trapping in Nanocrystalline Silicon Dot Embedded in MOS Memory Structure Shaoyun Huang,
More informationPACS numbers: La, Dx Keywords: A. Semiconductors; A. Nanostructures; D. Electronic states
Title: Exact calculation of single-electron states in Si-nanocrystal embedded in SiO Authors: Nguyen Hong Quang a,b, Tran The Trung a,c, Johann Sée b and Philippe Dollfus b, a Institute of Physics, NCST,
More informationCONSTANT CURRENT STRESS OF ULTRATHIN GATE DIELECTRICS
CONSTANT CURRENT STRESS OF ULTRATHIN GATE DIELECTRICS Y. Sun School of Electrical & Electronic Engineering Nayang Technological University Nanyang Avenue, Singapore 639798 e-mail: 14794258@ntu.edu.sg Keywords:
More informationL ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling
L13 04202017 ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling Scaling laws: Generalized scaling (GS) p. 610 Design steps p.613 Nanotransistor issues (page 626) Degradation
More informationTRANSPORT IN SILICON QUANTUM DOTS EMBEDDED IN A RARE EARTH OXIDE
The Pennsylvania State University The Graduate School College of Engineering TRANSPORT IN SILICON QUANTUM DOTS EMBEDDED IN A RARE EARTH OXIDE A Thesis in Engineering Science by Ashkar Ali Aliyaru Kunju
More informationEE141. EE141-Spring 2006 Digital Integrated Circuits. Administrative Stuff. Class Material. Flash Memory. Read-Only Memory Cells MOS OR ROM
EE141-pring 2006 igital Integrated Circuits Lecture 29 Flash memory Administrative tuff reat job on projects and posters! Homework #10 due today Lab reports due this week Friday lab in 353 Final exam May
More information+ V gate M O. Trend: As k, E g. Part 6: High Dielectric Constant (k), Gate Electrode, & Channel Materials. Bandgap versus Dielectric Constant (k) k k
Part 6: High Dielectric Constant (k), Gate Electrode, & Channel Materials O 2 gate oxide is approaching physical limits Thickness & Current M O S poly-crystalline V Source W Source Contact Insulator n
More informationEE410 vs. Advanced CMOS Structures
EE410 vs. Advanced CMOS Structures Prof. Krishna S Department of Electrical Engineering S 1 EE410 CMOS Structure P + poly-si N + poly-si Al/Si alloy LPCVD PSG P + P + N + N + PMOS N-substrate NMOS P-well
More informationSemiconductor Memories
Introduction Classification of Memory Devices "Combinational Logic" Read Write Memories Non Volatile RWM Read Only Memory Random Access Non-Random Access Static RAM FIFO Dynamic RAM LIFO Shift Register
More informationEE141- Fall 2002 Lecture 27. Memory EE141. Announcements. We finished all the labs No homework this week Projects are due next Tuesday 9am EE141
- Fall 2002 Lecture 27 Memory Announcements We finished all the labs No homework this week Projects are due next Tuesday 9am 1 Today s Lecture Memory:» SRAM» DRAM» Flash Memory 2 Floating-gate transistor
More informationSingle Event Effects: SRAM
Scuola Nazionale di Legnaro 29/3/2007 Single Event Effects: SRAM Alessandro Paccagnella Dipartimento di Ingegneria dell Informazione Università di Padova alessandro.paccagnella@unipd.it OUTLINE Introduction
More informationCharacterization of Hot-Hole Injection Induced SILC and Related Disturbs in Flash Memories
300 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 48, NO. 2, FEBRUARY 2001 Characterization of Hot-Hole Injection Induced SILC and Related Disturbs in Flash Memories Cherng-Ming Yih, Zhi-Hao Ho, Mong-Song
More informationMSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University
MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University Practice Final Exam 1 Read the questions carefully Label all figures
More informationASINGLE-ELECTRON memory is an ultimate device
IEEE TRANSACTIONS ON NANOTECHNOLOGY, VOL. 5, NO. 1, JANUARY 2006 37 Simulation of a Ge Si Hetero-Nanocrystal Memory Dengtao Zhao, Member, IEEE, Yan Zhu, Ruigang Li, Senior Member, IEEE, and Jianlin Liu,
More informationLecture 9. Strained-Si Technology I: Device Physics
Strain Analysis in Daily Life Lecture 9 Strained-Si Technology I: Device Physics Background Planar MOSFETs FinFETs Reading: Y. Sun, S. Thompson, T. Nishida, Strain Effects in Semiconductors, Springer,
More informationZuhui Chen, Xing Zhou, Guan Huei See, Zhaomin Zhu, and Guojun Zhu
Zuhui Chen, Xing Zhou, Guan Huei See, Zhaomin Zhu, and Guojun Zhu School of EEE, Nanyang Technological University, Singapore Slide No.1/18 Outline Motivations. Theory of interface traps. Theory of unified
More informationCourtesy of S. Salahuddin (UC Berkeley) Lecture 4
Courtesy of S. Salahuddin (UC Berkeley) Lecture 4 MOSFET Transport Issues semiconductor band structure quantum confinement effects low-field mobility and high-field saturation Reading: - M. Lundstrom,
More informationHw 6 and 7 Graded and available Project Phase 2 Graded Project Phase 3 Launch Today
EECS141 1 Hw 8 Posted Last one to be graded Due Friday April 30 Hw 6 and 7 Graded and available Project Phase 2 Graded Project Phase 3 Launch Today EECS141 2 1 6 5 4 3 2 1 0 1.5 2 2.5 3 3.5 4 Frequency
More informationFrequency dispersion effect and parameters. extraction method for novel HfO 2 as gate dielectric
048 SCIENCE CHINA Information Sciences April 2010 Vol. 53 No. 4: 878 884 doi: 10.1007/s11432-010-0079-8 Frequency dispersion effect and parameters extraction method for novel HfO 2 as gate dielectric LIU
More informationLong Channel MOS Transistors
Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended to Metal-Oxide-Semiconductor Field-Effect transistors (MOSFET) by considering the following structure:
More informationNanoelectronics. Topics
Nanoelectronics Topics Moore s Law Inorganic nanoelectronic devices Resonant tunneling Quantum dots Single electron transistors Motivation for molecular electronics The review article Overview of Nanoelectronic
More informationsingle-electron electron tunneling (SET)
single-electron electron tunneling (SET) classical dots (SET islands): level spacing is NOT important; only the charging energy (=classical effect, many electrons on the island) quantum dots: : level spacing
More information= (1) E inj. Minority carrier ionization. ln (at p ) Majority carrier ionization. ln (J e ) V, Eox. ~ 5eV
EE650R: Reliability Physics of Nanoelectronic Devices Lecture 21: Application of Anode hole injection Model to Interpret Experiments Date: Nov 8 2006 ClassNotes: Vijay Rawat Reviewer: Haldun Kufluoglu
More informationPart 4: Heterojunctions - MOS Devices. MOSFET Current Voltage Characteristics
MOS Device Uses: Part 4: Heterojunctions - MOS Devices MOSCAP capacitor: storing charge, charge-coupled device (CCD), etc. MOSFET transistor: switch, current amplifier, dynamic random access memory (DRAM-volatile),
More informationSimulation of Schottky Barrier MOSFET s with a Coupled Quantum Injection/Monte Carlo Technique
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 47, NO. 6, JUNE 2000 1241 Simulation of Schottky Barrier MOSFET s with a Coupled Quantum Injection/Monte Carlo Technique Brian Winstead and Umberto Ravaioli,
More informationSimple Theory of the Ballistic Nanotransistor
Simple Theory of the Ballistic Nanotransistor Mark Lundstrom Purdue University Network for Computational Nanoechnology outline I) Traditional MOS theory II) A bottom-up approach III) The ballistic nanotransistor
More informationElectrostatics of Nanowire Transistors
Electrostatics of Nanowire Transistors Jing Guo, Jing Wang, Eric Polizzi, Supriyo Datta and Mark Lundstrom School of Electrical and Computer Engineering Purdue University, West Lafayette, IN, 47907 ABSTRACTS
More information1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00
1 Name: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND Final Exam Physics 3000 December 11, 2012 Fall 2012 9:00-11:00 INSTRUCTIONS: 1. Answer all seven (7) questions.
More informationGold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications
Gold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications D. Tsoukalas, S. Kolliopoulou, P. Dimitrakis, P. Normand Institute of Microelectronics, NCSR Demokritos, Athens, Greece S. Paul,
More informationHOT-CARRIER RELIABILITY SIMULATION IN AGGRESSIVELY SCALED MOS TRANSISTORS. Manish P. Pagey. Dissertation. Submitted to the Faculty of the
HOT-CARRIER RELIABILITY SIMULATION IN AGGRESSIVELY SCALED MOS TRANSISTORS By Manish P. Pagey Dissertation Submitted to the Faculty of the Graduate School of Vanderbilt University in partial fulfillment
More informationStatistical Model of Hot-Carrier Degradation and Lifetime Prediction for P-MOS Transistors
Turk J Elec Engin, VOL.14, NO.3 2006, c TÜBİTAK Statistical Model of Hot-Carrier Degradation and Lifetime Prediction for P-MOS Transistors Fırat KAÇAR 1,AytenKUNTMAN 1, Hakan KUNTMAN 2 1 Electrical and
More informationThe effect of point defects in zircon
aterials for nuclear waste immobilization: The effect of point defects in zircon iguel Pruneda Department of Earth Sciences University of Centre for Ceramic Immobilisation Radiation damage process α-decay
More informationSolid State Device Fundamentals
Solid State Device Fundamentals ENS 345 Lecture Course by Alexander M. Zaitsev alexander.zaitsev@csi.cuny.edu Tel: 718 982 2812 Office 4N101b 1 Outline - Goals of the course. What is electronic device?
More informationFlash Memory Cell Compact Modeling Using PSP Model
Flash Memory Cell Compact Modeling Using PSP Model Anthony Maure 1,2,4 Pierre Canet 1,2 Frédéric Lalande 2,3 Bertrand Delsuc 4 Jean Devin 4 1 Université de Provence, Aix- Marseille I, France 2 Institut
More informationHigh Dielectric Constant (k) Materials
Part 6: High Dielectric Constant (k), Gate Electrode, & Channel Materials O 2 gate ide is approaching physical limits Thickness & Current M O S poly-crystalline V Source W Source Contact Insulator n +
More informationGENERATION OF INTERFACE STATES DURING THE ELECTRICAL STRESSING OF MOS TRANSISTORS
Philips J. Res. 42, 583-592, 1987 R 1172 GENERATION OF INTERFACE STATES DURING THE ELECTRICAL STRESSING OF MOS TRANSISTORS by A. BHATTACHARYYA* and S.N. SHABDE** Philips Research Laboratories Sunnyvale,
More informationOMEN an atomistic and full-band quantum transport simulator for post-cmos nanodevices
Purdue University Purdue e-pubs Other Nanotechnology Publications Birck Nanotechnology Center 8-18-28 OMEN an atomistic and full-band quantum transport simulator for post-cmos nanodevices Mathieu Luisier
More informationHigh Mobility Materials and Novel Device Structures for High Performance Nanoscale MOSFETs
High Mobility Materials and Novel Device Structures for High Performance Nanoscale MOSFETs Prof. (Dr.) Tejas Krishnamohan Department of Electrical Engineering Stanford University, CA & Intel Corporation
More informationDepartment of Electronic Engineering, Chienkuo Technology University, No. 1, Chieh Shou N. Rd., Changhua City, 500 Taiwan, R.O.C.
Typeset using jjap.cls Compact Hot-Electron Induced Oxide Trapping Charge and Post- Stress Drain Current Modeling for Buried-Channel p-type Metal- Oxide-Semiconductor-Field-Effect-Transistors
More informationCharge Loss Measurement under illumination in Single-Poly One-Time-Programming Floating Gate Non-Volatile-Memories
Proceedings of the 6th WSEAS International Conference on Instrumentation, Measurement, Circuits & Systems, Hangzhou, China, April 15-17, 2007 63 Charge Loss Measurement under illumination in Single-Poly
More informationReliability issues of current and emerging NVMs
Reliability issues of current and emerging NVMs A. S. Spinelli, C. Monzio Compagnoni and D. Ielmini Dip. di Elettronica e Informazione Politecnico di Milano, Milano, Italy and IU.NET alessandro.spinelli@polimi.it
More informationComprehensive Understanding of Carrier Mobility in MOSFETs with Oxynitrides and Ultrathin Gate Oxides
Comprehensive Understanding of Carrier Mobility in MOSFETs with Oxynitrides and Ultrathin Gate Oxides T. Ishihara*, J. Koga*, and S. Takagi** * Advanced LSI Technology Laboratory, Corporate Research &
More informationAnalysis of InAs Vertical and Lateral Band-to-Band Tunneling. Transistors: Leveraging Vertical Tunneling for Improved Performance
Analysis of InAs Vertical and Lateral Band-to-Band Tunneling Transistors: Leveraging Vertical Tunneling for Improved Performance Kartik Ganapathi, Youngki Yoon and Sayeef Salahuddin a) Department of Electrical
More informationNanoparticle Devices. S. A. Campbell, ECE C. B. Carter, CEMS H. Jacobs, ECE J. Kakalios, Phys. U. Kortshagen, ME. Institute of Technology
Nanoparticle Devices S. A. Campbell, ECE C. B. Carter, CEMS H. Jacobs, ECE J. Kakalios, Phys. U. Kortshagen, ME Applications of nanoparticles Flash Memory Tiwari et al., Appl. Phys. Lett. 68, 1377, 1996.
More informationStretching the Barriers An analysis of MOSFET Scaling. Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa
Stretching the Barriers An analysis of MOSFET Scaling Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa Why Small? Higher Current Lower Gate Capacitance Higher
More informationSoft Carrier Multiplication by Hot Electrons in Graphene
Soft Carrier Multiplication by Hot Electrons in Graphene Anuj Girdhar 1,3 and J.P. Leburton 1,2,3 1) Department of Physics 2) Department of Electrical and Computer Engineering, and 3) Beckman Institute
More informationLecture 6. Alternative storage technologies. All optical recording. Racetrack memory. Topological kink solitons. Flash memory. Holographic memory
Lecture 6 Alternative storage technologies All optical recording Racetrack memory Topological kink solitons Flash memory Holographic memory Millipede Ferroelectric memory All-optical recording It is possible
More informationEECS 312: Digital Integrated Circuits Final Exam Solutions 23 April 2009
Signature: EECS 312: Digital Integrated Circuits Final Exam Solutions 23 April 2009 Robert Dick Show your work. Derivations are required for credit; end results are insufficient. Closed book. You may use
More informationSubthreshold and scaling of PtSi Schottky barrier MOSFETs
Superlattices and Microstructures, Vol. 28, No. 5/6, 2000 doi:10.1006/spmi.2000.0954 Available online at http://www.idealibrary.com on Subthreshold and scaling of PtSi Schottky barrier MOSFETs L. E. CALVET,
More informationAdministrative Stuff
EE141- Spring 2004 Digital Integrated Circuits Lecture 30 PERSPECTIVES 1 Administrative Stuff Homework 10 posted just for practice. No need to turn in (hw 9 due today). Normal office hours next week. HKN
More informationReliability Testing. Process-Related Reliability Tests. Quality and Reliability Report. Non-Volatile Memory Cycling Endurance
Reliability Testing The purpose of reliability testing is to ensure that products are properly designed and assembled by subjecting them to stress conditions that accelerate potential failure mechanisms.
More informationClassification of Solids
Classification of Solids Classification by conductivity, which is related to the band structure: (Filled bands are shown dark; D(E) = Density of states) Class Electron Density Density of States D(E) Examples
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Professor Ali Javey Fall 2006 Midterm 2 Name: SID: Closed book. Two sheets of notes are
More informationMetal-oxide-semiconductor field effect transistors (2 lectures)
Metal-ide-semiconductor field effect transistors ( lectures) MOS physics (brief in book) Current-voltage characteristics - pinch-off / channel length modulation - weak inversion - velocity saturation -
More informationSemiconductor device structures are traditionally divided into homojunction devices
0. Introduction: Semiconductor device structures are traditionally divided into homojunction devices (devices consisting of only one type of semiconductor material) and heterojunction devices (consisting
More informationSi - Based Tunnel Diode Operation and Forecasted Performance
Si - Based Tunnel Diode Operation and Forecasted Performance Roger Lake Raytheon Systems Dallas, TX Si / Si x Ge -x Interband Tunnel Diodes The main tunneling process is LA and TO phonon assisted tunneling
More informationIntroduction to Reliability Simulation with EKV Device Model
Introduction to Reliability Simulation with Device Model Benoît Mongellaz Laboratoire IXL ENSEIRB - Université Bordeaux 1 - UMR CNRS 5818 Workshop november 4-5th, Lausanne 1 Motivation & Goal Introduced
More information23.0 Review Introduction
EE650R: Reliability Physics of Nanoelectronic Devices Lecture 23: TDDB: Measurement of bulk trap density Date: Nov 13 2006 Classnotes: Dhanoop Varghese Review: Nauman Z Butt 23.0 Review In the last few
More informationAn Accurate Method for Extracting the Three Fowler- Nordheim Tunnelling Parameters Using I-V Characteristic
Microelectronics and Solid State Electronics 2013, 2(4): 59-64 DOI: 10.5923/j.msse.20130204.01 An Accurate Method for Extracting the Three Fowler- Nordheim Tunnelling Parameters Using I-V Characteristic
More informationVulnerabilities in Analog and Digital Electronics. Microelectronics and Computer Group University of Maryland & Boise State University
Vulnerabilities in Analog and Digital Electronics Microelectronics and Computer Group University of Maryland & Boise State University Vulnerabilities in Analog and Digital Electronics Overview The Fundamental
More informationIEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, VOL. 15, NO. 3, SEPTEMBER
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, VOL. 15, NO. 3, SEPTEMBER 2015 319 Analysis of Intrinsic Charge Loss Mechanisms for Nanoscale NAND Flash Memory Jun Yeong Lim, Student Member, IEEE,
More informationCapacitance-Voltage characteristics of nanowire trigate MOSFET considering wave functionpenetration
Global Journal of researches in engineering Electrical and electronics engineering Volume 12 Issue 2 Version 1.0 February 2012 Type: Double Blind Peer Reviewed International Research Journal Publisher:
More information!""#$%&'("')*+,%*-'$(,".,#-#,%'+,/' /.&$0#%#'/(1+,%&'.,',+,(&$+2#'3*24'5.' 6758!9&!
Università di Pisa!""#$%&'("')*+,%*-'$(,".,#-#,%'+,/' /.&$#%#'/(1+,%&'.,',+,(&$+#'3*'5.' 758!9&!!"#$%&'#()"*+"( H%8*'/%I-+/&#J%#)+-+-'%*#J-55K)+&'I*L%&+-M#5-//'&+%,*(#)+&'I*/%,*(#N-5-,&I=+%,*L%&+%(# @+%O-'.%/P#J%#F%.*#!"&,-..-(/#$$#''*$-(
More informationA new low voltage fast SONOS memory with high-k dielectric
Solid-State Electronics 47 (2003) 1651 1656 www.elsevier.com/locate/sse A new low voltage fast SONOS memory with high-k dielectric V.A. Gritsenko a, *, K.A. Nasyrov b, Yu.N. Novikov a, A.L. Aseev a, S.Y.
More informationOverview of Modeling and Simulation TCAD - FLOOPS / FLOODS
Overview of Modeling and Simulation TCAD - FLOOPS / FLOODS Modeling Overview Strain Effects Thermal Modeling TCAD Modeling Outline FLOOPS / FLOODS Introduction Progress on GaN Devices Prospects for Reliability
More informationLecture 3: Heterostructures, Quasielectric Fields, and Quantum Structures
Lecture 3: Heterostructures, Quasielectric Fields, and Quantum Structures MSE 6001, Semiconductor Materials Lectures Fall 2006 3 Semiconductor Heterostructures A semiconductor crystal made out of more
More informationScaling Issues in Planar FET: Dual Gate FET and FinFETs
Scaling Issues in Planar FET: Dual Gate FET and FinFETs Lecture 12 Dr. Amr Bayoumi Fall 2014 Advanced Devices (EC760) Arab Academy for Science and Technology - Cairo 1 Outline Scaling Issues for Planar
More informationTransport through Andreev Bound States in a Superconductor-Quantum Dot-Graphene System
Transport through Andreev Bound States in a Superconductor-Quantum Dot-Graphene System Nadya Mason Travis Dirk, Yung-Fu Chen, Cesar Chialvo Taylor Hughes, Siddhartha Lal, Bruno Uchoa Paul Goldbart University
More informationQuantum and Non-local Transport Models in Crosslight Device Simulators. Copyright 2008 Crosslight Software Inc.
Quantum and Non-local Transport Models in Crosslight Device Simulators Copyright 2008 Crosslight Software Inc. 1 Introduction Quantization effects Content Self-consistent charge-potential profile. Space
More informationElectric-Field Induced F - Migration in Self-Aligned InGaAs MOSFETs and Mitigation
Electric-Field Induced F - Migration in Self-Aligned InGaAs MOSFETs and Mitigation X. Cai, J. Lin, D. A. Antoniadis and J. A. del Alamo Microsystems Technology Laboratories, MIT December 5, 2016 Sponsors:
More informationThin Film Transistors (TFT)
Thin Film Transistors (TFT) a-si TFT - α-si:h (Hydrogenated amorphous Si) deposited with a PECVD system (low temp. process) replaces the single crystal Si substrate. - Inverted staggered structure with
More informationElectronic transport in low dimensional systems
Electronic transport in low dimensional systems For example: 2D system l
More informationModeling of Non-Volatile Memories With Silvaco. Dragica Vasileska Professor Arizona State University
Modeling of Non-Volatile Memories With Silvaco Dragica Vasileska Professor Arizona State University Content Introductory Concepts Non-Volatile Memories Explanation of Various Effects Different Effects
More information