Numerical and experimental characterization of 4H-silicon carbide lateral metal-oxide-semiconductor field-effect transistor

Size: px
Start display at page:

Download "Numerical and experimental characterization of 4H-silicon carbide lateral metal-oxide-semiconductor field-effect transistor"

Transcription

1 Numerical and experimental characterization of 4H-silicon carbide lateral metal-oxide-semiconductor field-effect transistor Siddharth Potbhare, a Neil Goldsman, b and Gary Pennington Department of Electrical and Computer Engineering, University of Maryland, College Park, Maryland Aivars Lelis U.S. Army Research Laboratory, 2800 Powder Mill Road, Adelphi, Maryland James M. McGarrity Berkeley Research Association, Springfield, Virginia JOURNAL OF APPLIED PHYSICS 100, Received 21 March 2006; accepted 12 July 2006; published online 31 August 2006 Combined simulation and experimental analyses are performed to characterize the 4H-silicon carbide SiC lateral metal-oxide-semiconductor field-effect transistor MOSFET. Using a quasi-two-dimensional depth dependent Coulomb mobility model for scattering due to interface and oxide charge, along with existing models for other scattering mechanisms, and an in-house drift diffusion device simulator tailored for SiC MOSFETs, we have extracted values for interface trap density of states for 4H-SiC MOSFETs. Characterization shows that the interface trapped charge in 4H-SiC MOSFETs is responsible for mobility degradation and reduction in mobile inversion charge, and therefore reduced current. Its effect on mobility degradation decreases at higher gate voltages due to increased screening. Our results show that at high gate voltages, surface roughness plays the major role in surface mobility degradation in 4H-SiC MOSFETs. Results indicate that due to high Coulomb scattering near the interface, current density is maximum a few nanometers away from the surface. The model indicates overall mobility values of approximately 20 cm 2 /V s at the interface, and increasing to approximately 250 cm 2 /V s near the bottom of the inversion layer. Simulations predict that tenfold reduction in interface and fixed oxide charge density would give rise to very favorable device characteristics American Institute of Physics. DOI: / I. INTRODUCTION The properties of SiC, including its large band gap, high thermal conductivity, high breakdown electric field, and ability to grow natural oxide, have enabled manufacturers to fabricate SiC metal-oxide-semiconductor field-effect transistors MOSFETs and project them as devices capable of working in high power, high temperature environments. Currently, the biggest challenge in the development of SiC devices is low surface mobility 1 caused by excessive scattering of mobile charges at the silicon carbide SiC -Silicon Dioxide SiO 2 interface. Extremely large densities of occupied interface traps at the SiC SiO 2 interface 2 4 give rise to a large amount of Coulombic scattering, causing mobility degradation. Using mobility modeling, device simulation, and terminal I-V characteristics, we have extracted the density of states profile for the interface traps in 4H-SiC MOSFETs. We have also obtained values for the trapped charge versus mobile charge, mobility versus depth, current density versus depth, and the relative importance of surface roughness versus Coulombic interface charge scattering. We have modeled the physical phenomenon of scattering of mobile charges in the inversion layer of a MOSFET device in detail by developing a robust mobility model for 4H-SiC devices. The mobility model includes the effects of a Electronic mail: potbhare@umd.edu b Electronic mail: neil@umd.edu scattering of mobile charges in the inversion layer due to Coulombic interaction with occupied interface traps and fixed oxide charges, surface roughness, bulk phonons, and surface phonons. The Coulomb scattering mechanism is very important for SiC MOSFETs, owing to the extremely large densities of occupied traps found in devices with a SiC -SiO 2 interface. Our Coulomb scattering mobility model takes into account a distribution of oxide charges inside the oxide, distribution of mobile charges inside the inversion layer, screening, temperature dependence of the occupied trap density, and variation of occupied interface trap density along the channel in the MOSFET. The Coulomb mobility model has enabled us to extract physical details of the interface region. The I-V curves we obtain from our device simulations are compared with experimentally measured data. By fitting the simulated curves to the experimental data, we can extract various parameters, including the fixed oxide charge density and the interface trap density of states profile. Our device simulator is a comprehensive drift-diffusion-based computer-aided design CAD tool that we have designed specifically for the simulation of SiC devices. We can extract details of device behavior, relative importance of scattering phenomena, details of inversion layer physics, distribution of current inside the MOSFET channel, variation of mobility with depth away from the interface, and other physics-based properties inside the device. Predictions as to the future enhancement of device performance are provided based on hypothetical improvement of the interface /2006/100 4 /044515/8/$ , American Institute of Physics

2 Potbhare et al. J. Appl. Phys. 100, II. MOBILITY MODELING To characterize real mobility in a 4H-SiC MOSFET, we begin by writing detailed physics-based mobility models that reflect the various scattering phenomena in the device. The total low field mobility LF at each point in the device is calculated by considering the bulk phonon mobility B, surface phonon mobility SP, surface roughness mobility SR, and Coulomb mobility C. The effect of high lateral field on the scattering of charged carriers in the inversion layer is modeled by considering a high field mobility component HF. The total mobility is obtained by summing all these mobilities using Matthiessen s rule 1 = = TOTAL LF HF B SP SR C HF Coulomb scattering mobility component. Under most operating conditions, channel mobility in SiC MOSFETs is most affected by Coulomb scattering due to interface traps and fixed oxide charges. We have extended previous work, 5 11 by formulating the problem of Coulombic scattering due to trapped interface charge as a quasi-twodimensional quasi-2d phenomenon, that includes a dependence of mobility on distance between scattering charge center and inversion layer mobile charge. Our revised mobility model 12 is suitable for any distribution of mobile charges in the inversion layer, any distribution of fixed charges inside the oxide, and any variation of occupied trap density along the SiC-SiO 2 interface of the MOSFET. Here we give the final mobility expression derived using our model and use it to characterize the device. Detailed derivation of our Coulomb scattering mobility model can be found elsewhere. 12 The Coulomb mobility for a mobile charge at a depth z inside the semiconductor, due to scattering by occupied traps N it and fixed charges N f located at the interface and at a temperature T, is given by 12 1 C z,t = m* q 3 N f + N it 16 2 k B T F, 2 where q is the electronic charge, m * is the density of states effective mass, is Planck s constant, k B is Boltzmann s constant, is the average of the permittivity of 4H-SiC and SiO 2, and F is the form factor giving the depth dependence of Coulomb mobility. 2 F z /2 1 sc = =0 8m * k B T/ 2 sin sc exp 2 8m * k B T/ 2 sin sc z d, 3 where sc is the inverse of the screening length and it describes the screening of the scattering charges by the mobile charges in the inversion layer. is the scattering angle. sc = q2 N inv SiC Z av k B T, where N inv is the inversion layer charge density, and Z av is the average depth of the inversion layer. For larger N inv, sc 1 4 TABLE I. Model parameter values for 4H-SiC obtained from literature, by calculation, and by correlating simulations with experiments. Parameters Values max cm 2 /Vs a N ref cm 3 a bulk g/cm 3 a 3.2 v s cm/s a D ac ev a,c,d 20.5 m 1, m 2, m 3 for electrons e 0.29, 0.58, 0.33 m *, m c, m for electrons 0.41, 0.39, 0.41 A cm/s B V/cm 2/3 K cm/s v sat cm/s b B b B a Reference 19. b Reference 18. c Reference 20. d Reference 21. e Reference 22. will be larger, implying more screening. This manifests itself as a reduction in the form factor F and thereby increases the Coulomb mobility at all depths z inside the MOSFET. Based on our previous work, 13 and the work of others, 8,14 17 the various other mobility components implemented in our device simulator are as follows. Bulk mobility component. 13,14 B = max 300/T B 1+ D/N ref, 5 B where T is the lattice temperature, D is the doping density, max is the maximum mobility in the bulk, and N ref, B, and B are empirical parameters obtained from experiment. Surface phonon mobility component. 8,13,15 SP = A + B 1/3 E TE, 6 where E is the component of the electric field perpendicular to the interface. A and B are parameters evaluated using theory and experiment. Surface roughness mobility component. 13,16,17 SR = SR 2 E, 7 here SR is a parameter that depends on the roughness of the SiC-SiO 2 interface. High field mobility component. 13 HF = v sat, 8 E where v sat is the saturation velocity of the mobile charge, and E is the component of electric field parallel to the interface. For low field and long channel MOSFET simulations, the saturation velocity plays a very minor role so its precise value does not affect the results obtained in this paper. Table I lists the values for the various parameters that have been either taken from literature or calculated theoretically.

3 Potbhare et al. J. Appl. Phys. 100, III. SIMULATION TECHNIQUE AND APPLICATION TO 4H SIC MOSFETS A. Formulation of occupied interface trapped charge density model One of the main goals of this work is to extract the energy dependent density of states profile for interface traps in 4H-SiC MOSFETs. We achieve this by formulating a density of states model and then comparing simulations to experimental I-V data to obtain the parameters of this model. Experimental measurements of interface trap density of states D it for 4H-SiC have shown a flat distribution in the middle of the band gap and an exponential increase near the band edges. 2 4 We use a similar distribution function for the interface trap density of states and extract the values for midgap D itmid and band-edge D itedge values of the density of states by comparing simulated I-V curves to experimental data. The density of states for interface trap states lying in the upper half of the 4H-SiC band gap can be approximated as 13 D it E = D itmid + D itedge exp E E c, 9 it where E is the energy, E c is the energy of the conduction band edge, and it determines the shape of the D it -E curve. The density of occupied acceptor-like interface traps is given by E c D it E f n E de, 10 N it = E neutral where f n E is the probability density function describing the occupancy of the traps, 13 and E neutral is the energy at the neutrality point. We have used midgap neutrality E neutral =1.63 ev at room temperature in our simulations. Interface traps lying above midgap are acceptor type while those lying below midgap are donor type. This may not be strictly true because the neutrality point is not well defined for SiC -SiO 2 interface traps. Our simulations show that if the neutrality point is more towards the conduction band edge, the extracted density of states value for the interface traps would need to be only slightly higher in order to compensate for the decrease in midband acceptor-like states. B. Initial estimate of the fixed oxide charge FIG. 1. Analytically calculated and experimentally measured threshold voltages at different temperatures for a 4H-SiC MOSFET. We use a two step strategy to estimate the amount of fixed oxide charge in a 4H-SiC MOSFET. An initial estimate of the fixed oxide charge density in a MOSFET can be obtained by comparing simple analytical models and experiment for threshold voltage variation with temperature. The second step involves using this initial estimate in our device simulator and obtaining a more accurate value by comparing simulation and experiment. With variation in temperature, there is change in inversion layer charge density, depletion charge density, and occupied interface trap density. However, the effect on fixed oxide charge, by change in temperature, is negligible. We have measured the threshold voltage for a 4H-SiC MOSFET at temperatures ranging from 25 C to 225 C by extrapolating the ID vs V GS curve at each temperature and taking the X-axis intercept as the threshold voltage. By comparing experiment and simple MOS theory, we can estimate the fixed charge. First, we write the analytical textbook-type equation for temperature dependent threshold voltage in the absence of trapped charge and fixed oxide charge as 23 V tanalytical T = MS T +2 B T + 2 SiC qn A 2 B T C ox, 11 where MS is the work function difference between the polysilicon gate and 4H-SiC substrate, B is the bulk built in potential, N A is the bulk doping, and C ox is the oxide capacitance. This equation assumes that there is no inversion charge at threshold, and that the band bending at the surface is twice the bulk built-in potential. Figure 1 shows the measured and analytical temperature dependent threshold voltages. Notice that the measured threshold voltage is lower than the analytical threshold voltage, indicating that there is a net positive charge present at the interface at threshold. The measured threshold voltage will be the analytical threshold voltage plus a shift due to the occupied traps and fixed oxide charge. The difference between the analytical threshold voltage and the measured threshold voltage will therefore give us a measure of the fixed oxide charge and the trapped charge. N f N it T = C ox q V t analytical T V tmeasured T, 12 here N it is the temperature dependent occupied interface trap density at threshold and N f is the fixed oxide charge density. As the mobile charges gain more energy with an increase in temperature, they are trapped less. So, the occupied trap density N it decreases with an increase in temperature. Fixed oxide charge N f, on the other hand, remains constant. Hence, plotting the difference N f N it as a function of temperature Fig. 2, we can estimate the value of N f as the maximum of the curve where N it is the minimum. The estimated value of N f for the device was cm 2. While this method gives insight for fixed charge densities, it is likely to provide less fixed charge than is actually

4 Potbhare et al. J. Appl. Phys. 100, FIG. 2. Color online N f N it T calculated using Eq. 12 and extrapolated to get an estimate of the fixed charge N f. present. This underestimate can be attributed to two basic phenomena: i occupied trap density N it is unlikely to be zero at the maximum point on the curve at T=225 C and ii the textbook assumption of zero inversion charge at threshold is not completely valid. Therefore, the fixed charge density N f will be larger than the calculated value of cm 2. This method actually indicates a lower limit for the fixed charge density. We improve upon this and get a more accurate value of N f by performing full 2D device simulation and comparing the simulated subthreshold current region and the threshold voltage with experiment. This is described later in the paper. IV. RESULTS AND DISCUSSION To extract various material parameters for 4H-SiC MOSFETs, we use a strategy of comparing our simulated I -V curves to experimentally measured data. Different parts of the I-V curves can be used to determine various material parameters. The 4H-SiC MOSFET being simulated has a width of 440 m and a gate length of 10 m. It has an epilayer with p-type doping of cm 3 and a p-type polysilicon gate. FIG. 3. I D vs V GS characteristics on a log scale showing the comparison between simulation and experiment in the subthreshold region at room temperature. V DS =0.25 V. B. Extracting the interface trap density of states and fixed charge In the subthreshold and near-threshold regions of n-mosfet operation, the electron Fermi level is closer to the center of the band gap. Because of this, the interface traps in the midgap region of the 4H-SiC band gap become occupied. Therefore, comparison of the simulated subthreshold and near-threshold I D -V GS characteristics of the device with experimental data gives us an estimate of the midgap density of states of the interface traps. Also, an accurate match of the simulated and measured subthreshold currents and threshold voltages gives us the value for the fixed oxide charge. Above threshold, in deep inversion, the electron Fermi energy is closer to the conduction band edge, causing traps at energies closer to the band edge to be occupied. Hence, we can extract the density of states of traps near the band edge by comparing the simulated and measured I D -V GS characteristics in the linear region. Figure 5 shows the extracted interface trap density of states profile for the test 4H-SiC MOSFET. This is comparable to a few experimentally measured values reported in A. Low field terminal I-V characteristics In Fig. 3, we show the simulated and experimentally obtained I D -V GS curves for a 4H-SiC MOSFET plotted on a log scale. The drain-source voltage V DS is 0.25 V. Our model gives us excellent agreement with experiment in the subthreshold and linear regions. Agreement in the subthreshold region enables us to extract the fixed oxide charge and the midgap interface trap density of states for the device. Figure 4 shows the excellent agreement of the simulated and measured I D -V GS characteristics in the linear region of operation. Fitting the near-threshold part of the curve to experimental data gives us values for the density of states near the band edges for interface traps. The high gate voltage part of the curve allows us to extract values for the surface roughness scattering parameters. FIG. 4. I D vs V GS characteristics on a linear scale showing the comparison between simulation and experiment in the linear region at room temperature. V DS =0.25 V.

5 Potbhare et al. J. Appl. Phys. 100, FIG. 5. Interface trap density of states profile extracted by comparing simulated I D -V GS characteristics to experimental measurement. literature. 2 4 Table II gives the extracted parameter values for the interface trap density model and the fixed oxide charge density value for the simulated device. As we had explained earlier, the value for the fixed charge, obtained here with a more comprehensive device model, is larger, and we believe more accurate, than the one we had estimated above using a simple analytical threshold voltage model. C. Trapped charge versus mobile charge Figure 6 shows the extracted values for the occupied interface trap density and the inversion layer mobile charge density as a function of gate voltage. The curves show that the density of occupied traps is much higher than the inversion charge density. This means that most of the charge induced in the semiconductor during inversion gets trapped. Less than 30% of the induced charge is available for conduction, thus giving less current in 4H-SiC MOSFETs. Significant improvement in current is expected due to an increase in mobile charge if the number of interface trap states is reduced. D. Flow of current and mobility inside the MOSFET Our simulations show a very interesting phenomenon regarding current flow in a 4H-SiC MOSFET. Because of the large amount of Coulomb scattering taking place at the 4H -SiC/SiO 2 interface, the surface mobility is less than 30 cm 2 /V s. The mobility increases very rapidly with depth, and as a result, most of the current actually flows some distance away from the interface. Figure 7 shows the mobility as a function of depth into the device. We see that at the interface, mobility has values in the region between 12 and FIG. 6. Comparison of the mobile inversion charge density and occupied interface trap density at different gate voltages at room temperature. 26 cm 2 /V s. The highest values at the surface are generally for the lowest gate voltages. Due to the screening of trapped charges by inversion electrons, mobility tends to become greater for higher voltages at distances more than a nanometer from the interface. Overall, as we move away from the interface toward the bottom of the inversion layer, mobility tends to increase to values of approximately 250 cm 2 /V s. Figure 8 shows the current density at the center of the channel plotted as a function of depth into the MOSFET. The peak of the current density curve is seen at a depth of around 2 nm for a gate voltage of 14 V. We get a mobility of about 75 cm 2 /V s at this depth. At low gate voltages, the current is spread deeper inside the MOSFET. With an increase in gate voltage, as the electrons are pulled closer to the interface, we see the peak of the current density curve shift towards the interface. E. Comparing different mobility components Here we compare the two main mobility degradation mechanisms in 4H-SiC MOSFETs, namely, Coulomb scattering and surface roughness scattering, under two different bias conditions. Figures 9 and 10 show comparisons between Coulomb scattering mobility and surface roughness mobility TABLE II. Extracted interface trap density of states parameters and fixed oxide charge density. Parameters Values D itmid cm 2 ev D itedge cm 2 ev it ev N f cm FIG. 7. Color online Total mobility vs depth at different gate biases. V DS =0.25 V and T=25 C. Inset shows the mobility near the surface at different gate biases.

6 Potbhare et al. J. Appl. Phys. 100, FIG. 8. Figure showing current density variation with depth for a 4H-SiC MOSFET at room temperature. The current density is at the center of the channel and plotted as distance into the device. variation with depths at V GS =2 V and V GS =12 V, respectively. To obtain these data, we have taken a vertical cross section into the device, halfway between the source and drain. Furthermore, recall that the mechanism that is dominant will be the one that provides the most scattering and lowest mobility. At low gate voltages, there is much less inversion charge, but significant amount of occupied traps. This results in very little screening and very large amount of Coulombic scattering of the mobile charges by occupied traps and fixed oxide charges. Therefore, Coulomb scattering becomes the dominant mobility degradation mechanism. Thus, the total mobility curve follows the Coulomb mobility C curve at low gate voltage Fig. 9. Coulomb mobility becomes greater, and hence less of a determining factor, than surface roughness mobility at a depth of approximately 4.5 nm. The transition point after which Coulomb scattering mobility is no longer dominant is shown by a vertical line in the figure. At higher gate voltages, the inversion charge is quite large, and hence it effectively screens the occupied traps and the fixed oxide charge. This causes a reduction in the amount of Coulomb scattering, and surface roughness becomes the dominant scattering mechanism. The total mobility curve now follows the surface roughness mobility SR curve for FIG. 10. Color online Comparison between various mobilities at high gate voltage and at room temperature. Coulomb scattering is the dominant scattering mechanism at this voltage only very close to the interface. Total mobility is controlled by surface roughness scattering. most of the depth Fig. 10. Very near the interface, Coulomb scattering is still the dominant mechanism. But, as indicated by the vertical line in the figure, the Coulomb mobility curve crosses the surface roughness mobility curve at a depth of 1 nm, becoming less important very quickly with distance from the surface. The surface roughness parameters for the MOSFET have been extracted by comparing the high voltage regions of the simulated and experimental I-V curves. We obtain a value for the surface roughness scattering parameter SR for the test MOSFET as V/s. This is significantly lower than the values for silicon Si MOSFETs, indicating that the surface of the 4H-SiC MOSFET is very rough as compared to Si MOSFETs. The current density curves at those particular gate voltages are also plotted on the same figure. We can see that for low gate voltages, at the location of peak current density, the Coulomb scattering mobility is the dominant mobility Fig. 9. And, at high gate voltages, the surface roughness mobility is dominant at the location of peak current density Fig. 10. Lastly, comparing the Coulomb mobility curves of the two figures, it is clearly seen that the Coulomb mobility rises much more sharply with depth in the case of higher gate voltage Fig. 10. This is due to the fact that at higher gate voltages, there is much more inversion charge, which effectively screens the occupied interface traps and the fixed oxide charges. So, the decrease in the Coulombic scattering rate with distance is much more pronounced at higher gate voltages. This translates into a much sharper rise in Coulomb mobility with distance at higher gate voltages. FIG. 9. Color online Comparison between various mobilities at low gate voltage and at room temperature. Coulomb scattering is the dominant scattering mechanism at this voltage. F. Performance improvement in 4H-SiC MOSFETs We now show the projected improvement in performance of 4H-SiC MOSFETs that can be achieved by improving the 4H-SiC/SiO 2 interface. Figure 11 shows the improvement in current that can be achieved if the interface trap density of states for the test device is reduced. A reduction in trap density of states by a factor of 10 gives substantial improvement in current at low gate voltages. The improvement in current is caused by an increase in inversion charge and an increase in surface mobility due to reduced

7 Potbhare et al. J. Appl. Phys. 100, FIG. 11. Color online Current improvement predicted for the test MOS- FET device on reduction in interface trap density of states. FIG. 13. Color online Improvement in current in the test 4H-SiC MOS- FET on reduction in surface roughness. Coulombic scattering. Further reduction in interface states does not show much current improvement. While transconductance near threshold shows significant improvement, we also see that the MOSFET operates as a depletion mode device. This is due to the significant amount of fixed positive oxide charge. In Fig. 12, we show that the device performance would be improved if both fixed oxide and trapped interface charge were reduced by a factor of 10. The figure shows improved transconductance near threshold, as well as a positive threshold voltage providing the typically desired enhancement mode operation. Also interesting is that at higher gate voltages, the transconductance is not improved substantially because the mobility is controlled by surface roughness, and not Coulombic scattering. Figure 13 shows the current improvement on the reduction of surface roughness, while holding interface and fixed oxide charge unchanged from the extracted values. Notice that the improvement is significant at higher gate voltages where surface roughness mobility is dominant, and not near or below threshold where Coulomb mobility dominates. FIG. 12. Color online Performance improvement in transconductance and enhancement mode operation obtained on reduction of trap density of states and fixed oxide charge. V DS =0.25 V and T=25 C. V. CONCLUSION Room temperature mobility modeling and device simulations for a m 2 4H-SiC lateral MOSFET have been presented. Simulated I-V curves have been compared to experiment and appear to validate that the mobility and other physical models represent the physics of 4H-SiC MOSFETs. Fixed oxide charge density has been calculated using temperature dependence of threshold voltage, and comparison of simulated and experimental I-V data. We take advantage of a robust quasi-2d Coulomb scattering mobility model that has been developed and implemented for SiC MOSFETs to extract interface physics. Interface trap density of states profile for 4H-SiC MOSFET has been extracted and it appears to be in agreement with experimental measurements reported in literature. Extracted results show that 4H-SiC MOSFETs have very high density of occupied traps. This causes a significant reduction in current by reducing the surface mobility and by reduction in mobile charge available for conduction. Coulomb scattering by occupied interface traps and fixed oxide charges is the dominant scattering mechanism at room temperature in 4H-SiC MOSFETs close to the SiC SiO 2 interface. Screening of occupied traps and fixed charges by inversion layer mobile charges at high gate voltages reduces the amount of Coulomb scattering, resulting in increased importance of surface roughness scattering at high gate biases. Current density is maximum inside the semiconductor at a distance of approximately 2 nm from the interface. This is due to very low surface mobilities resulting from excessive Coulomb scattering from occupied traps and fixed charges in 4H-SiC MOSFETs. Mobility at the surface is around cm 2 /V s at room temperature. Reduction in interface trap density of states gives a substantial current improvement in the subthreshold and near-threshold regions, whereas a reduction in surface roughness improves the device performance at high gate voltages. A combination of the two should give good device performance over the whole range of gate biases. Furthermore, reduction in fixed charge, in conjunction with a decrease in trap densities, should provide improved transconductance and maintain enhancement mode operation.

8 Potbhare et al. J. Appl. Phys. 100, ACKNOWLEDGMENTS The authors are grateful to Charles Scozzie, F. B. McLean, and Dan Habersat for significant contributions to this work. 1 N. S. Saks and A. K. Agarwal, Appl. Phys. Lett. 77, N. S. Saks, S. S. Mani, and A. K. Agarwal, Appl. Phys. Lett. 76, S. Suzuki, S. Harada, R. Kosugi, J. Senzaki, W. Cho, and K. Fukuda, J. Appl. Phys. 92, H. Yano, T. Kimoto, and H. Matsunami, Appl. Phys. Lett. 81, D. Chattopadhyay and H. J. Queisser, Rev. Mod. Phys. 53, H. Brooks, Phys. Rev. 83, T. Ando, A. B. Fowler, and F. Stern, Rev. Mod. Phys. 54, C. T. Sah, T. H. Ning, and T. L. Tschopp, Surf. Sci. 32, T. H. Ning and C. T. Sah, Phys. Rev. B 6, F. Gámiz, J. A. López-Villanueva, J. A. Jiménez-Tejada, I. Melchor, and A. Palma, J. Appl. Phys. 75, C. Jacoboni and L. Reggiani, Rev. Mod. Phys. 55, S. Potbhare, N. Goldsman, G. Pennington, A. Lelis, and J. M. McGarrity, J. Appl. Phys. 100, S. K. Powell, N. Goldsman, J. M. McGarrity, and J. Bernstein, J. Appl. Phys. 92, D. Caughey and R. Thomas, Proc. IEEE 55, C. Lombardi, S. Manzini, A. Saporito, and M. Vanzi, IEEE Trans. Comput.-Aided Des. 7, A. Hartstein, T. H. Ning, and A. B. Fowler, Surf. Sci. 58, W. Liang, N. Goldsman, I. Mayergoyz, and P. Oldiges, IEEE Trans. Electron Devices 44, C. J. Scozzie, F. B. McLean, and J. M. McGarrity, J. Appl. Phys. 81, R. Mickevicius and J. H. Zhao, J. Appl. Phys. 83, H.-E. Nilsson, U. Sannemo, and C. S. Petersson, J. Appl. Phys. 80, H. Iwata, K. M. Itoh, and G. Pensl, J. Appl. Phys. 88, G. Pennington and N. Goldsman, J. Appl. Phys. 95, S. M. Sze, Physics of Semiconductor Devices Wiley, New York, 1981.

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor Triode Working FET Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor The characteristics of energy bands as a function of applied voltage. Surface inversion. The expression for the

More information

MOS CAPACITOR AND MOSFET

MOS CAPACITOR AND MOSFET EE336 Semiconductor Devices 1 MOS CAPACITOR AND MOSFET Dr. Mohammed M. Farag Ideal MOS Capacitor Semiconductor Devices Physics and Technology Chapter 5 EE336 Semiconductor Devices 2 MOS Capacitor Structure

More information

Energy position of the active near-interface traps in metal oxide semiconductor field-effect transistors on 4H SiC

Energy position of the active near-interface traps in metal oxide semiconductor field-effect transistors on 4H SiC Energy position of the active near-interface traps in metal oxide semiconductor field-effect transistors on 4H SiC Author Haasmann, Daniel, Dimitrijev, Sima Published 2013 Journal Title Applied Physics

More information

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2

More information

1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00

1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00 1 Name: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND Final Exam Physics 3000 December 11, 2012 Fall 2012 9:00-11:00 INSTRUCTIONS: 1. Answer all seven (7) questions.

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor

More information

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1

More information

Long Channel MOS Transistors

Long Channel MOS Transistors Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended to Metal-Oxide-Semiconductor Field-Effect transistors (MOSFET) by considering the following structure:

More information

MOS Capacitor MOSFET Devices. MOSFET s. INEL Solid State Electronics. Manuel Toledo Quiñones. ECE Dept. UPRM.

MOS Capacitor MOSFET Devices. MOSFET s. INEL Solid State Electronics. Manuel Toledo Quiñones. ECE Dept. UPRM. INEL 6055 - Solid State Electronics ECE Dept. UPRM 20th March 2006 Definitions MOS Capacitor Isolated Metal, SiO 2, Si Threshold Voltage qφ m metal d vacuum level SiO qχ 2 E g /2 qφ F E C E i E F E v qφ

More information

Semiconductor Physics Problems 2015

Semiconductor Physics Problems 2015 Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible

More information

SILICON-ON-INSULATOR (SOI) technology has been

SILICON-ON-INSULATOR (SOI) technology has been 1122 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 45, NO. 5, MAY 1998 Monte Carlo Simulation of Electron Transport Properties in Extremely Thin SOI MOSFET s Francisco Gámiz, Member, IEEE, Juan A. López-Villanueva,

More information

Section 12: Intro to Devices

Section 12: Intro to Devices Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si

More information

ECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University

ECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University NAME: PUID: : ECE 305 Exam 5 SOLUTIONS: April 17, 2015 Mark Lundstrom Purdue University This is a closed book exam. You may use a calculator and the formula sheet at the end of this exam. Following the

More information

Modeling of the Substrate Current and Characterization of Traps in MOSFETs under Sub-Bandgap Photonic Excitation

Modeling of the Substrate Current and Characterization of Traps in MOSFETs under Sub-Bandgap Photonic Excitation Journal of the Korean Physical Society, Vol. 45, No. 5, November 2004, pp. 1283 1287 Modeling of the Substrate Current and Characterization of Traps in MOSFETs under Sub-Bandgap Photonic Excitation I.

More information

an introduction to Semiconductor Devices

an introduction to Semiconductor Devices an introduction to Semiconductor Devices Donald A. Neamen Chapter 6 Fundamentals of the Metal-Oxide-Semiconductor Field-Effect Transistor Introduction: Chapter 6 1. MOSFET Structure 2. MOS Capacitor -

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 29, 2019 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2019 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor

More information

Long-channel MOSFET IV Corrections

Long-channel MOSFET IV Corrections Long-channel MOSFET IV orrections Three MITs of the Day The body ect and its influence on long-channel V th. Long-channel subthreshold conduction and control (subthreshold slope S) Scattering components

More information

Lecture 04 Review of MOSFET

Lecture 04 Review of MOSFET ECE 541/ME 541 Microelectronic Fabrication Techniques Lecture 04 Review of MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) What is a Transistor? A Switch! An MOS Transistor V GS V T V GS S Ron D

More information

ECE 340 Lecture 39 : MOS Capacitor II

ECE 340 Lecture 39 : MOS Capacitor II ECE 340 Lecture 39 : MOS Capacitor II Class Outline: Effects of Real Surfaces Threshold Voltage MOS Capacitance-Voltage Analysis Things you should know when you leave Key Questions What are the effects

More information

Semiconductor Physics fall 2012 problems

Semiconductor Physics fall 2012 problems Semiconductor Physics fall 2012 problems 1. An n-type sample of silicon has a uniform density N D = 10 16 atoms cm -3 of arsenic, and a p-type silicon sample has N A = 10 15 atoms cm -3 of boron. For each

More information

MOS Transistor I-V Characteristics and Parasitics

MOS Transistor I-V Characteristics and Parasitics ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes

More information

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

! CMOS Process Enhancements. ! Semiconductor Physics.  Band gaps.  Field Effects. ! MOS Physics.  Cut-off.  Depletion. ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 3, 018 MOS Transistor Theory, MOS Model Lecture Outline! CMOS Process Enhancements! Semiconductor Physics " Band gaps " Field Effects!

More information

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the Field-Effect Transistor! Julius Lilienfeld filed a patent describing

More information

Integrated Circuits & Systems

Integrated Circuits & Systems Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 10 MOSFET part 1 guntzel@inf.ufsc.br ual-well Trench-Isolated

More information

QUANTIZATION of the transverse electron motion in the

QUANTIZATION of the transverse electron motion in the IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 44, NO. 11, NOVEMBER 1997 1915 Effects of the Inversion Layer Centroid on MOSFET Behavior Juan A. López-Villanueva, Pedro Cartujo-Casinello, Jesus Banqueri,

More information

FIELD-EFFECT TRANSISTORS

FIELD-EFFECT TRANSISTORS FIEL-EFFECT TRANSISTORS 1 Semiconductor review 2 The MOS capacitor 2 The enhancement-type N-MOS transistor 3 I-V characteristics of enhancement MOSFETS 4 The output characteristic of the MOSFET in saturation

More information

Appendix 1: List of symbols

Appendix 1: List of symbols Appendix 1: List of symbols Symbol Description MKS Units a Acceleration m/s 2 a 0 Bohr radius m A Area m 2 A* Richardson constant m/s A C Collector area m 2 A E Emitter area m 2 b Bimolecular recombination

More information

Section 12: Intro to Devices

Section 12: Intro to Devices Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals Bond Model of Electrons and Holes Si Si Si Si Si Si Si Si Si Silicon

More information

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

! CMOS Process Enhancements. ! Semiconductor Physics.  Band gaps.  Field Effects. ! MOS Physics.  Cut-off.  Depletion. ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 9, 019 MOS Transistor Theory, MOS Model Lecture Outline CMOS Process Enhancements Semiconductor Physics Band gaps Field Effects

More information

ABSTRACT METAL-OXIDE-SEMICONDUCTOR FIELD EFFECT TRANSISTORS

ABSTRACT METAL-OXIDE-SEMICONDUCTOR FIELD EFFECT TRANSISTORS ABSTRACT Title of Dissertation: SURFACE PHYSICS MODELLING AND EVALUATION OF 6H-SILICON CARBIDE METAL-OXIDE-SEMICONDUCTOR FIELD EFFECT TRANSISTORS WITH EXPERIMENTAL CORROBORATION Stephen Kirkman Powell,

More information

Semiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5

Semiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5 Semiconductor Devices C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5 Global leader in environmental and industrial measurement Wednesday 3.2. afternoon Tour around facilities & lecture

More information

(a) (b) Supplementary Figure 1. (a) (b) (a) Supplementary Figure 2. (a) (b) (c) (d) (e)

(a) (b) Supplementary Figure 1. (a) (b) (a) Supplementary Figure 2. (a) (b) (c) (d) (e) (a) (b) Supplementary Figure 1. (a) An AFM image of the device after the formation of the contact electrodes and the top gate dielectric Al 2 O 3. (b) A line scan performed along the white dashed line

More information

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University NAME: PUID: SECTION: Circle one: Alam Lundstrom ECE 305 Exam 5 SOLUTIONS: April 18, 2016 M A Alam and MS Lundstrom Purdue University This is a closed book exam You may use a calculator and the formula

More information

This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented.

This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented. This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented. References IEICE Electronics Express, Vol.* No.*,*-* Effects of Gamma-ray radiation on

More information

ECE-305: Fall 2017 MOS Capacitors and Transistors

ECE-305: Fall 2017 MOS Capacitors and Transistors ECE-305: Fall 2017 MOS Capacitors and Transistors Pierret, Semiconductor Device Fundamentals (SDF) Chapters 15+16 (pp. 525-530, 563-599) Professor Peter Bermel Electrical and Computer Engineering Purdue

More information

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006 UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Professor Ali Javey Fall 2006 Midterm 2 Name: SID: Closed book. Two sheets of notes are

More information

Lecture 12: MOS Capacitors, transistors. Context

Lecture 12: MOS Capacitors, transistors. Context Lecture 12: MOS Capacitors, transistors Context In the last lecture, we discussed PN diodes, and the depletion layer into semiconductor surfaces. Small signal models In this lecture, we will apply those

More information

GaN based transistors

GaN based transistors GaN based transistors S FP FP dielectric G SiO 2 Al x Ga 1-x N barrier i-gan Buffer i-sic D Transistors "The Transistor was probably the most important invention of the 20th Century The American Institute

More information

The Devices: MOS Transistors

The Devices: MOS Transistors The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor

More information

MOS Transistor Properties Review

MOS Transistor Properties Review MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO

More information

Spring Semester 2012 Final Exam

Spring Semester 2012 Final Exam Spring Semester 2012 Final Exam Note: Show your work, underline results, and always show units. Official exam time: 2.0 hours; an extension of at least 1.0 hour will be granted to anyone. Materials parameters

More information

Electric Field-Dependent Charge-Carrier Velocity in Semiconducting Carbon. Nanotubes. Yung-Fu Chen and M. S. Fuhrer

Electric Field-Dependent Charge-Carrier Velocity in Semiconducting Carbon. Nanotubes. Yung-Fu Chen and M. S. Fuhrer Electric Field-Dependent Charge-Carrier Velocity in Semiconducting Carbon Nanotubes Yung-Fu Chen and M. S. Fuhrer Department of Physics and Center for Superconductivity Research, University of Maryland,

More information

Chapter 4 Field-Effect Transistors

Chapter 4 Field-Effect Transistors Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation

More information

NONLOCAL effects are becoming more and more

NONLOCAL effects are becoming more and more IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 44, NO. 5, MAY 1997 841 Modeling Effects of Electron-Velocity Overshoot in a MOSFET J. B. Roldán, F. Gámiz, Member, IEEE, J. A. López-Villanueva, Member, IEEE,

More information

Characterization of reliability-limiting defects in 4H-SiC MOSFETs using density functional (atomistic) simulations

Characterization of reliability-limiting defects in 4H-SiC MOSFETs using density functional (atomistic) simulations Characterization of reliability-limiting defects in 4H-SiC MOSFETs using density functional (atomistic) simulations Dev Ettisserry ARL Workshop 14, 15 August, 2014 UMD, College Park Advised by : Prof.

More information

LECTURE 3 MOSFETS II. MOS SCALING What is Scaling?

LECTURE 3 MOSFETS II. MOS SCALING What is Scaling? LECTURE 3 MOSFETS II Lecture 3 Goals* * Understand constant field and constant voltage scaling and their effects. Understand small geometry effects for MOS transistors and their implications modeling and

More information

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2

More information

Extensive reading materials on reserve, including

Extensive reading materials on reserve, including Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si

More information

JUNCTION LEAKAGE OF A SiC-BASED NON-VOLATILE RANDOM ACCESS MEMORY (NVRAM) K. Y. Cheong ABSTRACT INTRODUCTION

JUNCTION LEAKAGE OF A SiC-BASED NON-VOLATILE RANDOM ACCESS MEMORY (NVRAM) K. Y. Cheong ABSTRACT INTRODUCTION JUNCTION LEAKAGE OF A SiC-BASED NON-VOLATILE RANDOM ACCESS MEMORY (NVRAM) K. Y. Cheong Electronic Materials Research Group, School of Materials and Mineral Resources Engineering, Engineering Campus, Universiti

More information

CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS

CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS 98 CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS In this chapter, the effect of gate electrode work function variation on DC

More information

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Lecture 15 OUTLINE MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Electrostatics t ti Charge vs. voltage characteristic Reading: Chapter 6.1 6.2.1 EE105 Fall 2007

More information

Lecture 18 Field-Effect Transistors 3

Lecture 18 Field-Effect Transistors 3 Lecture 18 Field-Effect Transistors 3 Schroder: Chapters, 4, 6 1/38 Announcements Homework 4/6: Is online now. Due Today. I will return it next Wednesday (30 th May). Homework 5/6: It will be online later

More information

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices. Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The July 30, 2002 1 Goal of this chapter Present intuitive understanding of device operation Introduction

More information

MOSFET Physics: The Long Channel Approximation

MOSFET Physics: The Long Channel Approximation MOSFET Physics: The ong Channel Approximation A basic n-channel MOSFET (Figure 1) consists of two heavily-doped n-type regions, the Source and Drain, that comprise the main terminals of the device. The

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 24, 2017 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2017 Khanna Lecture Outline! Semiconductor Physics " Band gaps "

More information

MOSFET: Introduction

MOSFET: Introduction E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major

More information

Characterization of the gate-voltage dependency of input capacitance in a SiC MOSFET

Characterization of the gate-voltage dependency of input capacitance in a SiC MOSFET Characterization of the gate-voltage dependency of input capacitance in a SiC MOSFET Nathabhat Phankong 1a), Tsuyoshi Funaki 2, and Takashi Hikihara 1 1 Kyoto University, Dept. of Electrical Eng., Graduate

More information

EE 560 MOS TRANSISTOR THEORY

EE 560 MOS TRANSISTOR THEORY 1 EE 560 MOS TRANSISTOR THEORY PART 1 TWO TERMINAL MOS STRUCTURE V G (GATE VOLTAGE) 2 GATE OXIDE SiO 2 SUBSTRATE p-type doped Si (N A = 10 15 to 10 16 cm -3 ) t ox V B (SUBSTRATE VOLTAGE) EQUILIBRIUM:

More information

Comprehensive Understanding of Carrier Mobility in MOSFETs with Oxynitrides and Ultrathin Gate Oxides

Comprehensive Understanding of Carrier Mobility in MOSFETs with Oxynitrides and Ultrathin Gate Oxides Comprehensive Understanding of Carrier Mobility in MOSFETs with Oxynitrides and Ultrathin Gate Oxides T. Ishihara*, J. Koga*, and S. Takagi** * Advanced LSI Technology Laboratory, Corporate Research &

More information

Classification of Solids

Classification of Solids Classification of Solids Classification by conductivity, which is related to the band structure: (Filled bands are shown dark; D(E) = Density of states) Class Electron Density Density of States D(E) Examples

More information

Reduction of Self-heating effect in LDMOS devices

Reduction of Self-heating effect in LDMOS devices Reduction of Self-heating effect in LDMOS devices T.K.Maiti * and C. K. Maiti ** Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur-721302, India

More information

ABSTRACT. Cause and Effect of Threshold-Voltage Instability on the Reliability of Silicon-Carbide MOSFETs

ABSTRACT. Cause and Effect of Threshold-Voltage Instability on the Reliability of Silicon-Carbide MOSFETs ABSTRACT Title of Dissertation: Cause and Effect of Threshold-Voltage Instability on the Reliability of Silicon-Carbide MOSFETs Aivars Lelis, Doctor of Philosophy, 2011 Directed by: Professor Neil Goldsman

More information

ECE315 / ECE515 Lecture-2 Date:

ECE315 / ECE515 Lecture-2 Date: Lecture-2 Date: 04.08.2016 NMOS I/V Characteristics Discussion on I/V Characteristics MOSFET Second Order Effect NMOS I-V Characteristics ECE315 / ECE515 Gradual Channel Approximation: Cut-off Linear/Triode

More information

Lecture 6: 2D FET Electrostatics

Lecture 6: 2D FET Electrostatics Lecture 6: 2D FET Electrostatics 2016-02-01 Lecture 6, High Speed Devices 2014 1 Lecture 6: III-V FET DC I - MESFETs Reading Guide: Liu: 323-337 (he mainly focuses on the single heterostructure FET) Jena:

More information

Lecture 5: CMOS Transistor Theory

Lecture 5: CMOS Transistor Theory Lecture 5: CMOS Transistor Theory Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline q q q q q q q Introduction MOS Capacitor nmos I-V Characteristics

More information

Metal-oxide-semiconductor field effect transistors (2 lectures)

Metal-oxide-semiconductor field effect transistors (2 lectures) Metal-ide-semiconductor field effect transistors ( lectures) MOS physics (brief in book) Current-voltage characteristics - pinch-off / channel length modulation - weak inversion - velocity saturation -

More information

High-temperature characteristics of SiC Schottky barrier diodes related to physical phenomena

High-temperature characteristics of SiC Schottky barrier diodes related to physical phenomena High-temperature characteristics of SiC Schottky barrier diodes related to physical phenomena Tsuyoshi Funaki 1a), Tsunenobu Kimoto 2, and Takashi Hikihara 1 1 Kyoto University, Dept. of Electrical Eng.

More information

Effects of Antimony Near SiO 2 /SiC Interfaces

Effects of Antimony Near SiO 2 /SiC Interfaces Effects of Antimony Near SiO 2 /SiC Interfaces P.M. Mooney, A.F. Basile, and Zenan Jiang Simon Fraser University, Burnaby, BC, V5A1S6, Canada and Yongju Zheng, Tamara Isaacs-Smith Smith, Aaron Modic, and

More information

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002 Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction

More information

1. The MOS Transistor. Electrical Conduction in Solids

1. The MOS Transistor. Electrical Conduction in Solids Electrical Conduction in Solids!The band diagram describes the energy levels for electron in solids.!the lower filled band is named Valence Band.!The upper vacant band is named conduction band.!the distance

More information

Problem 9.20 Threshold bias for an n-channel MOSFET: In the text we used a criterion that the inversion of the MOSFET channel occurs when V s = ;2 F w

Problem 9.20 Threshold bias for an n-channel MOSFET: In the text we used a criterion that the inversion of the MOSFET channel occurs when V s = ;2 F w Prof. Jasprit Singh Fall 2001 EECS 320 Homework 11 The nals for this course are set for Friday December 14, 6:30 8:30 pm and Friday Dec. 21, 10:30 am 12:30 pm. Please choose one of these times and inform

More information

ECEN 3320 Semiconductor Devices Final exam - Sunday December 17, 2000

ECEN 3320 Semiconductor Devices Final exam - Sunday December 17, 2000 Your Name: ECEN 3320 Semiconductor Devices Final exam - Sunday December 17, 2000 1. Review questions a) Illustrate the generation of a photocurrent in a p-n diode by drawing an energy band diagram. Indicate

More information

MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University

MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University Practice Final Exam 1 Read the questions carefully Label all figures

More information

Scaling Issues in Planar FET: Dual Gate FET and FinFETs

Scaling Issues in Planar FET: Dual Gate FET and FinFETs Scaling Issues in Planar FET: Dual Gate FET and FinFETs Lecture 12 Dr. Amr Bayoumi Fall 2014 Advanced Devices (EC760) Arab Academy for Science and Technology - Cairo 1 Outline Scaling Issues for Planar

More information

MOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations

MOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 10, Number 2, 2007, 189 197 MOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations S. EFTIMIE 1, ALEX. RUSU

More information

ECE606: Solid State Devices Lecture 23 MOSFET I-V Characteristics MOSFET non-idealities

ECE606: Solid State Devices Lecture 23 MOSFET I-V Characteristics MOSFET non-idealities ECE66: Solid State evices Lecture 3 MOSFET I- Characteristics MOSFET non-idealities Gerhard Klimeck gekco@purdue.edu Outline 1) Square law/ simplified bulk charge theory ) elocity saturation in simplified

More information

Current mechanisms Exam January 27, 2012

Current mechanisms Exam January 27, 2012 Current mechanisms Exam January 27, 2012 There are four mechanisms that typically cause currents to flow: thermionic emission, diffusion, drift, and tunneling. Explain briefly which kind of current mechanisms

More information

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOSFET N-Type, P-Type. Semiconductor Physics.

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOSFET N-Type, P-Type. Semiconductor Physics. ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 24, 217 MOS Transistor Theory, MOS Model Lecture Outline! Semiconductor Physics " Band gaps " Field Effects! MOS Physics " Cutoff

More information

Effect of Remote-Surface-Roughness Scattering on Electron Mobility in MOSFETs with High-k Dielectrics. Technology, Yokohama , Japan

Effect of Remote-Surface-Roughness Scattering on Electron Mobility in MOSFETs with High-k Dielectrics. Technology, Yokohama , Japan Effect of Remote-Surface-Roughness Scattering on Electron Mobility in MOSFETs with High-k Dielectrics M. Mamatrishat a, M. Kouda a, T. Kawanago a, K. Kakushima b, P. Ahmet a, A. Aierken c, K. Tsutsui b,

More information

Lecture #27. The Short Channel Effect (SCE)

Lecture #27. The Short Channel Effect (SCE) Lecture #27 ANNOUNCEMENTS Design Project: Your BJT design should meet the performance specifications to within 10% at both 300K and 360K. ( β dc > 45, f T > 18 GHz, V A > 9 V and V punchthrough > 9 V )

More information

Typical example of the FET: MEtal Semiconductor FET (MESFET)

Typical example of the FET: MEtal Semiconductor FET (MESFET) Typical example of the FET: MEtal Semiconductor FET (MESFET) Conducting channel (RED) is made of highly doped material. The electron concentration in the channel n = the donor impurity concentration N

More information

ECE 305: Fall MOSFET Energy Bands

ECE 305: Fall MOSFET Energy Bands ECE 305: Fall 2016 MOSFET Energy Bands Professor Peter Bermel Electrical and Computer Engineering Purdue University, West Lafayette, IN USA pbermel@purdue.edu Pierret, Semiconductor Device Fundamentals

More information

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002 igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The evices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction

More information

Electrical Characteristics of MOS Devices

Electrical Characteristics of MOS Devices Electrical Characteristics of MOS Devices The MOS Capacitor Voltage components Accumulation, Depletion, Inversion Modes Effect of channel bias and substrate bias Effect of gate oide charges Threshold-voltage

More information

ELEC 3908, Physical Electronics, Lecture 23. The MOSFET Square Law Model

ELEC 3908, Physical Electronics, Lecture 23. The MOSFET Square Law Model ELEC 3908, Physical Electronics, Lecture 23 The MOSFET Square Law Model Lecture Outline As with the diode and bipolar, have looked at basic structure of the MOSFET and now turn to derivation of a current

More information

Universal Mobility-Field Curves For Electrons In Polysilicon Inversion Layer

Universal Mobility-Field Curves For Electrons In Polysilicon Inversion Layer International Journal of Engineering & Computer Science IJECS-IJENS Vol:13 No:5 36 Universal Mobility-Field Curves For Electrons In Polysilicon Inversion Layer M. I. Idris 1, Faiz Arith 2, S. A. M. Chachuli

More information

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B) 1 Introduction to Transistor-Level Logic Circuits 1 By Prawat Nagvajara At the transistor level of logic circuits, transistors operate as switches with the logic variables controlling the open or closed

More information

! PN Junction. ! MOS Transistor Topology. ! Threshold. ! Operating Regions. " Resistive. " Saturation. " Subthreshold (next class)

! PN Junction. ! MOS Transistor Topology. ! Threshold. ! Operating Regions.  Resistive.  Saturation.  Subthreshold (next class) ESE370: ircuitlevel Modeling, Design, and Optimization for Digital Systems Lec 7: September 20, 2017 MOS Transistor Operating Regions Part 1 Today! PN Junction! MOS Transistor Topology! Threshold! Operating

More information

Lecture 12: MOSFET Devices

Lecture 12: MOSFET Devices Lecture 12: MOSFET Devices Gu-Yeon Wei Division of Engineering and Applied Sciences Harvard University guyeon@eecs.harvard.edu Wei 1 Overview Reading S&S: Chapter 5.1~5.4 Supplemental Reading Background

More information

II III IV V VI B C N. Al Si P S. Zn Ga Ge As Se Cd In Sn Sb Te. Silicon (Si) the dominating material in IC manufacturing

II III IV V VI B C N. Al Si P S. Zn Ga Ge As Se Cd In Sn Sb Te. Silicon (Si) the dominating material in IC manufacturing II III IV V VI B N Al Si P S Zn Ga Ge As Se d In Sn Sb Te Silicon (Si) the dominating material in I manufacturing ompound semiconductors III - V group: GaAs GaN GaSb GaP InAs InP InSb... The Energy Band

More information

A -SiC MOSFET Monte Carlo Simulator Including

A -SiC MOSFET Monte Carlo Simulator Including VLSI DESIGN 1998, Vol. 8, Nos. (1-4), pp. 257-260 Reprints available directly from the publisher Photocopying permitted by license only (C) 1998 OPA (Overseas Publishers Association) N.V. Published by

More information

Analytical Modeling of Threshold Voltage for a. Biaxial Strained-Si-MOSFET

Analytical Modeling of Threshold Voltage for a. Biaxial Strained-Si-MOSFET Contemporary Engineering Sciences, Vol. 4, 2011, no. 6, 249 258 Analytical Modeling of Threshold Voltage for a Biaxial Strained-Si-MOSFET Amit Chaudhry Faculty of University Institute of Engineering and

More information

AS MOSFETS reach nanometer dimensions, power consumption

AS MOSFETS reach nanometer dimensions, power consumption 1 Analytical Model for a Tunnel Field-Effect Transistor Abstract The tunnel field-effect transistor (TFET) is a promising candidate for the succession of the MOSFET at nanometer dimensions. Due to the

More information

Lecture 7 MOS Capacitor

Lecture 7 MOS Capacitor EE 471: Transport Phenomena in Solid State Devices Spring 2018 Lecture 7 MOS Capacitor Bryan Ackland Department of Electrical and Computer Engineering Stevens Institute of Technology Hoboken, NJ 07030

More information

Operation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS

Operation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS Operation and Modeling of The MOS Transistor Second Edition Yannis Tsividis Columbia University New York Oxford OXFORD UNIVERSITY PRESS CONTENTS Chapter 1 l.l 1.2 1.3 1.4 1.5 1.6 1.7 Chapter 2 2.1 2.2

More information

Supporting information

Supporting information Supporting information Design, Modeling and Fabrication of CVD Grown MoS 2 Circuits with E-Mode FETs for Large-Area Electronics Lili Yu 1*, Dina El-Damak 1*, Ujwal Radhakrishna 1, Xi Ling 1, Ahmad Zubair

More information

Department of Electrical and Computer Engineering, Cornell University. ECE 3150: Microelectronics. Spring Exam 1 ` March 22, 2018

Department of Electrical and Computer Engineering, Cornell University. ECE 3150: Microelectronics. Spring Exam 1 ` March 22, 2018 Department of Electrical and Computer Engineering, Cornell University ECE 3150: Microelectronics Spring 2018 Exam 1 ` March 22, 2018 INSTRUCTIONS: Every problem must be done in the separate booklet Only

More information

Class 05: Device Physics II

Class 05: Device Physics II Topics: 1. Introduction 2. NFET Model and Cross Section with Parasitics 3. NFET as a Capacitor 4. Capacitance vs. Voltage Curves 5. NFET as a Capacitor - Band Diagrams at V=0 6. NFET as a Capacitor - Accumulation

More information

Chapter 5 MOSFET Theory for Submicron Technology

Chapter 5 MOSFET Theory for Submicron Technology Chapter 5 MOSFET Theory for Submicron Technology Short channel effects Other small geometry effects Parasitic components Velocity saturation/overshoot Hot carrier effects ** Majority of these notes are

More information

Semi-insulating SiC substrates for high frequency devices

Semi-insulating SiC substrates for high frequency devices Klausurtagung Silberbach, 19. - 21. Feb. 2002 Institut für Werkstoffwissenschaften - WW 6 Semi-insulating SiC substrates for high frequency devices Vortrag von Matthias Bickermann Semi-insulating SiC substrates

More information