EE 435. Lecture 44. References

Size: px
Start display at page:

Download "EE 435. Lecture 44. References"

Transcription

1 EE 5 Lecture eferences

2 . eview from last lecture. Consider oltage eferences DD M BIAS oltage eference Circuit EF EF M DD, T reference EF DD T 0 WL WL W L W L Observation ariables with units olts needed to build any voltage reference

3 . eview from last lecture. oltage eferences BIAS oltage eference Circuit EF Observation ariables with units olts needed to build any voltage reference What variables available in a process have units volts? DD, T, BE (diode), Z, BE, t??? What variables which have units volts satisfy the desired properties of a voltage reference? How can a circuit be designed that expresses the desired variables?

4 . eview from last lecture. oltage eferences I D D I J D J S S ~ J Ae SX D t T m e - G0 t Consider the Diode t kt q. 8x0. 60x0 8. 6x0 K G pn junction characteristics highly temperature dependent through both the exponent and J S G0 is nearly independent of process and temperature k q 5 9 o termed the bandgap voltage o K

5 . eview from last lecture. oltage eferences BIAS oltage eference Circuit EF Observation ariables with units olts needed to build any voltage reference What variables available in a process have units volts? DD, T, BE (diode), Z, BE, t, G0??? What variables which have units volts satisfy the desired properties of a voltage reference? G0 and?? How can a circuit be designed that expresses the desired variables? G0 is deeply embedded in a device model with horrible temperature effects! Good diodes are not widely available in most MOS processes!

6 . eview from last lecture. Standard Approach to Building oltage eferences Negative Temperature Coefficient (NTC) X N X OUT Positive Temperature Coefficient (PTC) X P K X OUT X N KX P Pick K so that at some temperature T 0, XN KX P T T T 0 0

7 . eview from last lecture. Standard Approach to Building oltage eferences Negative Temperature Coefficient Positive Temperature Coefficient T 0 T X N +KX P X N KX T P T T 0 T 0 T

8 . eview from last lecture. Bandgap oltage eferences Consider two BJTs (or diodes) Q Q BE BE BE At room temperature BE If ln(i C /I C )= BE BE BE Δ T BE BE k I ln q I k q I ln I C C C C T 5 8.6x0 x00 5.8m BE T BE o TT 00 K 0 8.6x0 5 86μ/ o C The temperature coefficient of the PTAT voltage is rather small

9 . eview from last lecture. Bandgap oltage eferences Consider two BJTs (or diodes) Q Q BE BE I C (T) ~ I BE ln I t SX T m e - G0 t e BE t (T) lnj A C G0 t ~ SX E mlnt If I C is independent of temperature, it follows that BE T T BE TT 00 K 0 o k q - m 8.6x0 5 BE t G m.m/ o C

10 BE and Δ BE with constant I C. 0.8 olts. eview from last lecture. BE Temperature Δ BE

11 . eview from last lecture. First Bandgap eference (and still widely used!) DD EF Q Q P.Brokaw, A Simple Three-Terminal IC Bandgap eference, IEEE Journal of Solid State Circuits, ol. 9, pp. 88-9, Dec. 97.

12 . eview from last lecture. First Bandgap eference (and still widely used!) DD Current ratios is / Current not highly dependent upon T EF Q Q BE EF BE BE BE Δ BE

13 Thanks to Damek for the following assessment!

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30 Most Published Analysis of Bandgap Circuits T kt T0 kt J EF= G0+ BE0 - G0 + m- ln +K ln T0 q T q J where K is the gain of the PTAT signal Negative Temperature Coefficient (NTC) X N X OUT Positive Temperature Coefficient (PTC) X P K

31 First Bandgap eference (and still widely used!) DD I E BE BE EF I I E E BE I C DD C OS Q Q EF I C C DD I α I I α C E I E C β α β I E I E OS EF α BE BE BE OS α α

32 First Bandgap eference (and still widely used!) DD Q Q EF EF BE BE α BE BE BE α I α I C I α I C E I E E I E lni ln A J ~ t lni ln A J ~ t C C G0 G0 t t E E SX SX mlnt mlnt BE BE Δ BE k ln q A A E E T

33 First Bandgap eference (and still widely used!) DD EF EF BE BE α BE BE BE α lni ln A J ~ t lni ln A J ~ t C C G0 G0 t t E E SX SX mlnt mlnt Q Q BE BE Δ BE k ln q A A E E T From the expression for BE and some routine but tedious manipulations it follows that k α BE G0 ~ A E m tlnt tln ln q A EJSX AE

34 First Bandgap eference (and still widely used!) DD EF α BE BE BE α BE BE Δ BE k A ln q A E E T EF Q Q k α BE G0 ~ A E m tlnt tln ln q A EJSX AE It thus follows that: EF α tln k A T ln q A E E G0 t ~ k A E α lni mlnt ln T SX q A E α

35 First Bandgap eference (and still widely used!) DD EF Q Q BE BE BE EF α α T α α A A ln q k mlnt I ln A A ln q k T α ln E E SX t G0 E E t EF ~ TlnT c T b a EF GO a SK E E E E I A A ln α q k ln A A ln α α q k b ~ m q k c

36 First Bandgap eference (and still widely used!) DD EF Q Q TlnT c T b a EF GO a SK E E E E I A A ln α q k ln A A ln α α q k b ~ m q k c 0 lnt c b dt d EF c b T INF e INF lnt c b INF EF T c a m q kt INF G0 EF

37 First Bandgap eference (and still widely used!) DD EF a bt ctlnt EF G0 kt q INF m EF Q Q.0000 Bandgap oltage Source.9500 EF GO.06 TO 00 BEO 0.65 m-. k/q 8.6E Temperature in C

38 Temperature Coefficient Max NOM Min T T T TC MAX T T MIN TC ppm MAX NOM (T MIN T ) 6 0

39 TC of Bandgap eference (+/- ppm/c).5.5 TC Temperature ange

40 Bamba Bandgap eference DD M M M I I I θ EF D 0 I D I D D D D [7] H. Banba, H. Shiga, A. Umezawa, T. Miyaba, T. Tanzawa, A. Atsumi, and K. Sakkui, IEEE Journal of Solid-State Circuits, ol., pp , May 999.

41 Bamba Bandgap eference DD I 0 BE I = I =I BE 0 I =I 0+I I =KI K is the ratio of I to I M M M I I I θ D 0 I D I D D D D I EF EF =θi Substituting, we obtain BE BE EF=θK + 0 Δ =θk + Δ EF BE BE 0 EF a bt ctlnt

42 Kujik Bandgap eference EF I I X 0 I D D I D D D D [] K. Kuijk, A Precision eference oltage Source, IEEE Journal of Solid State Circuits, ol. 8, pp. -6, June 97.

43 Kujik Bandgap eference EF I I I 0 BE 0 0 X I =I0 I D D I D D EF=I +BE D D solving, we obtain = + EF BE BE 0 a b T c TlnT EF

44 End of Lecture

4.5 (A4.3) - TEMPERATURE INDEPENDENT BIASING (BANDGAP)

4.5 (A4.3) - TEMPERATURE INDEPENDENT BIASING (BANDGAP) emp. Indep. Biasing (7/14/00) Page 1 4.5 (A4.3) - EMPERAURE INDEPENDEN BIASING (BANDGAP) INRODUCION Objective he objective of this presentation is: 1.) Introduce the concept of a bandgap reference 2.)

More information

Piecewise Curvature-Corrected Bandgap Reference in 90 nm CMOS

Piecewise Curvature-Corrected Bandgap Reference in 90 nm CMOS IJSTE - International Journal of Science Technology & Engineering Volume 1 Issue 2 August 2014 ISSN(online) : 2349-784X Piecewise Curvature-Corrected Bandgap Reference in 90 nm CMOS P R Pournima M.Tech

More information

EE 330 Lecture 12. Devices in Semiconductor Processes. Resistors Diodes

EE 330 Lecture 12. Devices in Semiconductor Processes. Resistors Diodes EE 330 Lecture 12 evices in Semiconductor Processes Resistors iodes Exam 1 Friday Feb 16 Students may bring 1 page of notes HW assignment of week of Feb 11 due on Wed Sfeb 14 at beginning of class No 5:00

More information

EE 330 Lecture 13. Devices in Semiconductor Processes. Diodes

EE 330 Lecture 13. Devices in Semiconductor Processes. Diodes EE 330 Lecture 13 evices in Semiconductor Processes iodes Exam 1 Friday Sept 22 Students may bring 1 page of notes Next weeks HW assignment due on Wed Sept 20 at beginning of class No 5:00 p.m extension

More information

A low-voltage band-gap reference circuit with second-order analyses

A low-voltage band-gap reference circuit with second-order analyses INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS Int. J. Circ. Theor. Appl. 2011; 39:1247 1256 Published online 12 July 2010 in Wiley Online Library wileyonlinelibrary.com)..699 A low-voltage band-gap

More information

ECE321 Electronics I

ECE321 Electronics I ECE321 Electronics I Lecture 4: Physics of Semiconductor iodes Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Tuesday 2:00-3:00PM or by appointment E-mail: pzarkesh.unm.edu Slide: 1 Review of Last

More information

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET: Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I- curve (Square-Law Model)

More information

EE 505 Lecture 11. Statistical Circuit Modeling. R-string Example Offset Voltages

EE 505 Lecture 11. Statistical Circuit Modeling. R-string Example Offset Voltages EE 505 Lecture 11 Statistical Circuit Modeling -string Example Offset oltages eview from previous lecture: Current Steering DAC Statistical Characterization Binary Weighted IL b= 1 1 IGk 1 1 I

More information

Lecture 6 - PN Junction and MOS Electrostatics (III) Electrostatics of pn Junction under Bias February 27, 2001

Lecture 6 - PN Junction and MOS Electrostatics (III) Electrostatics of pn Junction under Bias February 27, 2001 6.012 Microelectronic Devices and Circuits Spring 2001 Lecture 61 Lecture 6 PN Junction and MOS Electrostatics (III) Electrostatics of pn Junction under Bias February 27, 2001 Contents: 1. electrostatics

More information

EE 330 Lecture 12. Devices in Semiconductor Processes. Diodes

EE 330 Lecture 12. Devices in Semiconductor Processes. Diodes EE 330 Lecture 12 evices in Semiconuctor Processes ioes Review from Last Lecture http://www.ayah.com/perioic/mages/perioic%20table.png Review from Last Lecture Review from Last Lecture Silicon opants in

More information

Circuits. L2: MOS Models-2 (1 st Aug. 2013) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number

Circuits. L2: MOS Models-2 (1 st Aug. 2013) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number EE610: CMOS Analog Circuits L: MOS Models- (1 st Aug. 013) B. Mazhari Dept. of EE, IIT Kanpur 3 NMOS Models MOS MODEL Above Threshold Subthreshold ( GS > TN ) ( GS < TN ) Saturation ti Ti Triode ( DS >

More information

Compact, very low voltage, temperature-independent reference circuit

Compact, very low voltage, temperature-independent reference circuit Compact, very low voltage, temperature-independent reference circuit P.S. Crovetti and F. Fiori Abstract: A compact, very low voltage, temperature-independent reference circuit, which is based on the thermal

More information

Lecture #11. Lecture

Lecture #11. Lecture Lecture #11 Semiconductor Diodes and Basic Circuits Outline/Learning Objectives: Simple circuits using ideal diode model, constant voltage drop model, and mathematical (exponential) model. Use of graphical

More information

figure shows a pnp transistor biased to operate in the active mode

figure shows a pnp transistor biased to operate in the active mode Lecture 10b EE-215 Electronic Devices and Circuits Asst Prof Muhammad Anis Chaudhary BJT: Device Structure and Physical Operation The pnp Transistor figure shows a pnp transistor biased to operate in the

More information

ECE321 Electronics I

ECE321 Electronics I EE31 Electronics I Lecture 8: MOSET Threshold Voltage and Parasitic apacitances Payman Zarkesh-Ha Office: EE Bldg. 3B Office hours: Tuesday :-3:PM or by appointment E-mail: payman@ece.unm.edu Slide: 1

More information

EE 434 Lecture 13. Basic Semiconductor Processes Devices in Semiconductor Processes

EE 434 Lecture 13. Basic Semiconductor Processes Devices in Semiconductor Processes EE 434 Lecture 3 Basic Semiconductor Processes Devices in Semiconductor Processes Quiz 9 The top view of a device fabricated in a bulk CMOS process is shown in the figure below a) Identify the device b)

More information

Tunnel Diodes (Esaki Diode)

Tunnel Diodes (Esaki Diode) Tunnel Diodes (Esaki Diode) Tunnel diode is the p-n junction device that exhibits negative resistance. That means when the voltage is increased the current through it decreases. Esaki diodes was named

More information

SPICE SIMULATIONS OF CURRENT SOURCES BIASING OF LOW VOLTAGE

SPICE SIMULATIONS OF CURRENT SOURCES BIASING OF LOW VOLTAGE SPICE SIMULATIONS OF CURRENT SOURCES BIASING OF LOW VOLTAGE MONICA-ANCA CHITA, MIHAI IONESCU Key words: Bias circuits, Current mirrors, Current sources biasing of low voltage, SPICE simulations. In this

More information

0.9V, 5nW, 9ppm/C Resistorless Sub- Bandgap Voltage Reference in 0.18um CMOS

0.9V, 5nW, 9ppm/C Resistorless Sub- Bandgap Voltage Reference in 0.18um CMOS 0.9V, 5nW, 9ppm/C Resistorless Sub- Bandgap Voltage Reference in 0.18um CMOS Oscar Mattia, Hamilton Klimach and Sergio Bampi Microelectronics Graduate Program Electrical Engineering Department & Informatics

More information

EE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR

EE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR EE 23 Lecture 3 THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR Quiz 3 Determine I X. Assume W=u, L=2u, V T =V, uc OX = - 4 A/V 2, λ= And the number is? 3 8 5 2? 6 4 9 7 Quiz 3

More information

Transistor Characteristics and A simple BJT Current Mirror

Transistor Characteristics and A simple BJT Current Mirror Transistor Characteristics and A simple BJT Current Mirror Current-oltage (I-) Characteristics Device Under Test DUT i v T T 1 R X R X T for test Independent variable on horizontal axis Could force current

More information

ECE-342 Test 2 Solutions, Nov 4, :00-8:00pm, Closed Book (one page of notes allowed)

ECE-342 Test 2 Solutions, Nov 4, :00-8:00pm, Closed Book (one page of notes allowed) ECE-342 Test 2 Solutions, Nov 4, 2008 6:00-8:00pm, Closed Book (one page of notes allowed) Please use the following physical constants in your calculations: Boltzmann s Constant: Electron Charge: Free

More information

ELEC 3908, Physical Electronics, Lecture 19. BJT Base Resistance and Small Signal Modelling

ELEC 3908, Physical Electronics, Lecture 19. BJT Base Resistance and Small Signal Modelling ELEC 3908, Physical Electronics, Lecture 19 BJT Base Resistance and Small Signal Modelling Lecture Outline Lecture 17 derived static (dc) injection model to predict dc currents from terminal voltages This

More information

Chapter 2 The Well 9/5/2017. E E 480 Introduction to Analog and Digital VLSI Paul M. Furth New Mexico State University

Chapter 2 The Well 9/5/2017. E E 480 Introduction to Analog and Digital VLSI Paul M. Furth New Mexico State University hapter 2 The Well E E 480 Introduction to Analog and Digital VLSI Paul M. Furth New Mexico State University p+ sub ~ 150 m thick, p-epi ~ 30 m thick All transistors go in p- epi layer Typical p- doping

More information

EE 321 Analog Electronics, Fall 2013 Homework #3 solution

EE 321 Analog Electronics, Fall 2013 Homework #3 solution EE 32 Analog Electronics, Fall 203 Homework #3 solution 2.47. (a) Use superposition to show that the output of the circuit in Fig. P2.47 is given by + [ Rf v N + R f v N2 +... + R ] f v Nn R N R N2 R [

More information

Lecture 11: J-FET and MOSFET

Lecture 11: J-FET and MOSFET ENE 311 Lecture 11: J-FET and MOSFET FETs vs. BJTs Similarities: Amplifiers Switching devices Impedance matching circuits Differences: FETs are voltage controlled devices. BJTs are current controlled devices.

More information

Microelectronic Devices and Circuits Lecture 13 - Linear Equivalent Circuits - Outline Announcements Exam Two -

Microelectronic Devices and Circuits Lecture 13 - Linear Equivalent Circuits - Outline Announcements Exam Two - 6.012 Microelectronic Devices and Circuits Lecture 13 Linear Equivalent Circuits Outline Announcements Exam Two Coming next week, Nov. 5, 7:309:30 p.m. Review Subthreshold operation of MOSFETs Review Large

More information

Lecture 4 - PN Junction and MOS Electrostatics (I) Semiconductor Electrostatics in Thermal Equilibrium September 20, 2005

Lecture 4 - PN Junction and MOS Electrostatics (I) Semiconductor Electrostatics in Thermal Equilibrium September 20, 2005 6.012 - Microelectronic Devices and Circuits - Fall 2005 Lecture 4-1 Contents: Lecture 4 - PN Junction and MOS Electrostatics (I) Semiconductor Electrostatics in Thermal Equilibrium September 20, 2005

More information

P. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions

P. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions P. R. Nelson 1 ECE418 - VLSI Midterm Exam Solutions 1. (8 points) Draw the cross-section view for A-A. The cross-section view is as shown below.. ( points) Can you tell which of the metal1 regions is the

More information

EE 330. Lecture 35. Parasitic Capacitances in MOS Devices

EE 330. Lecture 35. Parasitic Capacitances in MOS Devices EE 330 Lecture 35 Parasitic Capacitances in MOS Devices Exam 2 Wed Oct 24 Exam 3 Friday Nov 16 Review from Last Lecture Cascode Configuration Discuss V CC gm1 gm1 I B VCC V OUT g02 g01 A - β β VXX Q 2

More information

Introduction to Power Semiconductor Devices

Introduction to Power Semiconductor Devices ECE442 Power Semiconductor Devices and Integrated Circuits Introduction to Power Semiconductor Devices Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Power Semiconductor Devices Applications System Ratings

More information

Lecture-4 Junction Diode Characteristics

Lecture-4 Junction Diode Characteristics 1 Lecture-4 Junction Diode Characteristics Part-II Q: Aluminum is alloyed into n-type Si sample (N D = 10 16 cm 3 ) forming an abrupt junction of circular cross-section, with an diameter of 0.02 in. Assume

More information

EE 230 Lecture 20. Nonlinear Op Amp Applications. The Comparator Nonlinear Analysis Methods

EE 230 Lecture 20. Nonlinear Op Amp Applications. The Comparator Nonlinear Analysis Methods EE 230 Lecture 20 Nonlinear Op Amp Applications The Comparator Nonlinear Analysis Methods Quiz 14 What is the major purpose of compensation when designing an operatinal amplifier? And the number is? 1

More information

1st Year-Computer Communication Engineering-RUC. 4- P-N Junction

1st Year-Computer Communication Engineering-RUC. 4- P-N Junction 4- P-N Junction We begin our study of semiconductor devices with the junction for three reasons. (1) The device finds application in many electronic systems, e.g., in adapters that charge the batteries

More information

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2

More information

Temperature Sensors & Measurement

Temperature Sensors & Measurement Temperature Sensors & Measurement E80 Spring 2014 Contents Why measure temperature? Characteristics of interest Types of temperature sensors 1. Thermistor 2. RTD Sensor 3. Thermocouple 4. Integrated Silicon

More information

Bandgap References and Discrete Time Signals (chapter 8 + 9)

Bandgap References and Discrete Time Signals (chapter 8 + 9) Bandgap References and Discrete Time Signals (chapter 8 + 9) Tuesday 9th of February, 2010 Snorre Aunet, sa@ifi.uio.no Nanoelectronics Group, Dept. of Informatics Office 3432 Last time Tuesday 2nd of February,

More information

EE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET

EE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET EE 230 Lecture 33 Nonlinear Circuits and Nonlinear Devices Diode BJT MOSFET Review from Last Time: n-channel MOSFET Source Gate L Drain W L EFF Poly Gate oxide n-active p-sub depletion region (electrically

More information

EE 435. Lecture 16. Compensation Systematic Two-Stage Op Amp Design

EE 435. Lecture 16. Compensation Systematic Two-Stage Op Amp Design EE 435 Lecture 6 Compensation Systematic Two-Stage Op Amp Design Review from last lecture Review of Basic Concepts Pole Locations and Stability Theorem: A system is stable iff all closed-loop poles lie

More information

EE 5611 Introduction to Microelectronic Technologies Fall Tuesday, September 23, 2014 Lecture 07

EE 5611 Introduction to Microelectronic Technologies Fall Tuesday, September 23, 2014 Lecture 07 EE 5611 Introduction to Microelectronic Technologies Fall 2014 Tuesday, September 23, 2014 Lecture 07 1 Introduction to Solar Cells Topics to be covered: Solar cells and sun light Review on semiconductor

More information

CARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130

CARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130 ALETON UNIVESITY FINAL EXAMINATION December 005 DUATION 3 HOUS No. of Students 130 Department Name & ourse Number: Electronics ELE 3509 ourse Instructor(s): Prof. John W. M. ogers and alvin Plett AUTHOIZED

More information

EE 330 Lecture 13. Devices in Semiconductor Processes. Diodes Capacitors Transistors

EE 330 Lecture 13. Devices in Semiconductor Processes. Diodes Capacitors Transistors EE 330 Lecture 13 evices in Semiconuctor Processes ioes Capacitors Transistors Review from Last Lecture pn Junctions Physical Bounary Separating n-type an p-type regions Extens farther into n-type region

More information

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices. Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The July 30, 2002 1 Goal of this chapter Present intuitive understanding of device operation Introduction

More information

EE 330 Lecture 25. Small Signal Modeling

EE 330 Lecture 25. Small Signal Modeling EE 330 Lecture 25 Small Signal Modeling Review from Last Lecture Amplification with Transistors From Wikipedia: Generall, an amplifier or simpl amp, is an device that changes, usuall increases, the amplitude

More information

SUPERIOR-ORDER CURVATURE-CORRECTED PROGRAMMABLE VOLTAGE REFERENCES

SUPERIOR-ORDER CURVATURE-CORRECTED PROGRAMMABLE VOLTAGE REFERENCES SUPEIO-ODE CUATUE-COECTED POGAMMABLE OLTAGE EFEENCES Cosin Popa e-ail: cosin@golanapubro Faculty of Electronics and Telecounications, University Politehnica of Bucharest, B dul Iuliu Maniu 1-3, Bucuresti,

More information

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 105: Microelectronic Devices and Circuits Spring 2008 MIDTERM EXAMINATION #1 Time

More information

ECE 342 Electronic Circuits. 3. MOS Transistors

ECE 342 Electronic Circuits. 3. MOS Transistors ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to

More information

ECE PN Junctions and Diodes

ECE PN Junctions and Diodes ECE 342 2. PN Junctions and iodes Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 342 Jose Schutt Aine 1 B: material dependent parameter = 5.4 10

More information

EE 330 Lecture 31. Current Source Biasing Current Sources and Mirrors

EE 330 Lecture 31. Current Source Biasing Current Sources and Mirrors EE 330 Lecture 31 urrent Source Biasing urrent Sources and Mirrors eview from Last Lecture Basic mplifier Gain Table DD DD DD DD in B E out in B E out E B BB in E out in B E E out in 2 D Q EE SS E/S /D

More information

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS 1

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS 1 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS 1 BiCMOS-Based Compensation: Toward Fully Curvature-Corrected Bandgap Reference Circuits Yi Huang, Student Member, IEEE, Li Zhu, Student Member,

More information

ELEC 3908, Physical Electronics, Lecture 13. Diode Small Signal Modeling

ELEC 3908, Physical Electronics, Lecture 13. Diode Small Signal Modeling ELEC 3908, Physical Electronics, Lecture 13 iode Small Signal Modeling Lecture Outline Last few lectures have dealt exclusively with modeling and important effects in static (dc) operation ifferent modeling

More information

Lecture (5) Power Factor,threephase circuits, and Per Unit Calculations

Lecture (5) Power Factor,threephase circuits, and Per Unit Calculations Lecture (5) Power Factor,threephase circuits, and Per Unit Calculations 5-1 Repeating the Example on Power Factor Correction (Given last Class) P? Q? S? Light Motor From source 1000 volts @ 60 Htz 10kW

More information

Junction Diodes. Tim Sumner, Imperial College, Rm: 1009, x /18/2006

Junction Diodes. Tim Sumner, Imperial College, Rm: 1009, x /18/2006 Junction Diodes Most elementary solid state junction electronic devices. They conduct in one direction (almost correct). Useful when one converts from AC to DC (rectifier). But today diodes have a wide

More information

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices Electronic Circuits 1 Transistor Devices Contents BJT and FET Characteristics Operations 1 What is a transistor? Three-terminal device whose voltage-current relationship is controlled by a third voltage

More information

Consider a uniformly doped PN junction, in which one region of the semiconductor is uniformly doped with acceptor atoms and the adjacent region is

Consider a uniformly doped PN junction, in which one region of the semiconductor is uniformly doped with acceptor atoms and the adjacent region is CHAPTER 7 The PN Junction Consider a uniformly doped PN junction, in which one region of the semiconductor is uniformly doped with acceptor atoms and the adjacent region is uniformly doped with donor atoms.

More information

Electronics I - Diode models

Electronics I - Diode models Chapter 4 Electronics I - Diode models p n A K Fall 2017 talarico@gonzaga.edu 1 Effect of Temperature on I/V curves Source: Hu Figure 4.21 The IV curves of the silicon PN diode shift to lower voltages

More information

A SEMICONDUCTOR DIODE. P-N Junction

A SEMICONDUCTOR DIODE. P-N Junction A SEMICONDUCTOR DIODE P-N Junction Analog Electronics Pujianto Department of Physics Edu. State University of Yogyakarta A Semiconductor Devices A Semiconductor devices can be defined as a unit which consists,

More information

Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs

Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs EECS 142 Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California,

More information

Holes (10x larger). Diode currents proportional to minority carrier densities on each side of the depletion region: J n n p0 = n i 2

Holes (10x larger). Diode currents proportional to minority carrier densities on each side of the depletion region: J n n p0 = n i 2 Part V. (40 pts.) A diode is composed of an abrupt PN junction with N D = 10 16 /cm 3 and N A =10 17 /cm 3. The diode is very long so you can assume the ends are at x =positive and negative infinity. 1.

More information

EE 230 Lecture 21. Nonlinear Op Amp Applications. Nonlinear analysis methods Comparators with Hysteresis

EE 230 Lecture 21. Nonlinear Op Amp Applications. Nonlinear analysis methods Comparators with Hysteresis EE 230 Lecture 2 Nonlinear Op Amp Applications Nonlinear analysis methods Comparators with Hysteresis Quiz 5 Plot the transfer charactristics of the following circuit. Assume the op amp has =2 and SATL

More information

ECNG3032 Control and Instrumentation I

ECNG3032 Control and Instrumentation I sensor ECNG3032 Control and Instrumentation I Lecture 1 Temperature Sensors Sensors The sensor is the first element in the measurement system. Measurand Transducer Principle Excitation Signal Interface

More information

Chapter 7. The pn Junction

Chapter 7. The pn Junction Chapter 7 The pn Junction Chapter 7 PN Junction PN junction can be fabricated by implanting or diffusing donors into a P-type substrate such that a layer of semiconductor is converted into N type. Converting

More information

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002 Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction

More information

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel

More information

FYSE400 ANALOG ELECTRONICS

FYSE400 ANALOG ELECTRONICS YSE400 ANALOG ELECTONCS LECTUE 3 Bipolar Sub Circuits 1 BPOLA SUB CCUTS Bipolar Current Sinks and -Sources Transistor operates in forwardactive region. < < sat CE CN max CE < < + BN CN BN max CE N N N

More information

Lecture 16 - The pn Junction Diode (II) Equivalent Circuit Model. April 8, 2003

Lecture 16 - The pn Junction Diode (II) Equivalent Circuit Model. April 8, 2003 6.012 - Microelectronic Devices and Circuits - Spring 2003 Lecture 16-1 Lecture 16 - The pn Junction Diode (II) Equivalent Circuit Model April 8, 2003 Contents: 1. I-V characteristics (cont.) 2. Small-signal

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 5: January 25, 2018 MOS Operating Regions, pt. 1 Lecture Outline! 3 Regions of operation for MOSFET " Subthreshold " Linear " Saturation!

More information

Circuits. L5: Fabrication and Layout -2 ( ) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number

Circuits. L5: Fabrication and Layout -2 ( ) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number EE610: CMOS Analog Circuits L5: Fabrication and Layout -2 (12.8.2013) B. Mazhari Dept. of EE, IIT Kanpur 44 Passive Components: Resistor Besides MOS transistors, sometimes one requires to implement passive

More information

Lecture 4 - PN Junction and MOS Electrostatics (I) Semiconductor Electrostatics in Thermal Equilibrium. February 13, 2003

Lecture 4 - PN Junction and MOS Electrostatics (I) Semiconductor Electrostatics in Thermal Equilibrium. February 13, 2003 6.012 - Microelectronic Devices and Circuits - Spring 2003 Lecture 4-1 Contents: Lecture 4 - PN Junction and MOS Electrostatics (I) Semiconductor Electrostatics in Thermal Equilibrium February 13, 2003

More information

Using a Mercury itc with thermocouples

Using a Mercury itc with thermocouples Technical Note Mercury Support Using a Mercury itc with thermocouples Abstract and content description This technical note describes how to make accurate and reliable temperature measurements using an

More information

Fig. 1-1 Current Flow in a Resistive load

Fig. 1-1 Current Flow in a Resistive load 1 Electric Circuits: Current flow in a resistive load flows either from (-) to () which is labeled below as Electron flow or the Conventional flow from () to (-). We will use conventional flow in this

More information

RIB. ELECTRICAL ENGINEERING Analog Electronics. 8 Electrical Engineering RIB-R T7. Detailed Explanations. Rank Improvement Batch ANSWERS.

RIB. ELECTRICAL ENGINEERING Analog Electronics. 8 Electrical Engineering RIB-R T7. Detailed Explanations. Rank Improvement Batch ANSWERS. 8 Electrical Engineering RIB-R T7 Session 08-9 S.No. : 9078_LS RIB Rank Improvement Batch ELECTRICL ENGINEERING nalog Electronics NSWERS. (d) 7. (a) 3. (c) 9. (a) 5. (d). (d) 8. (c) 4. (c) 0. (c) 6. (b)

More information

Direct Current (DC) Circuits

Direct Current (DC) Circuits Direct Current (DC) Circuits NOTE: There are short answer analysis questions in the Participation section the informal lab report. emember to include these answers in your lab notebook as they will be

More information

Electrical Characteristics of MOS Devices

Electrical Characteristics of MOS Devices Electrical Characteristics of MOS Devices The MOS Capacitor Voltage components Accumulation, Depletion, Inversion Modes Effect of channel bias and substrate bias Effect of gate oide charges Threshold-voltage

More information

The Devices. Jan M. Rabaey

The Devices. Jan M. Rabaey The Devices Jan M. Rabaey Goal of this chapter Present intuitive understanding of device operation Introduction of basic device equations Introduction of models for manual analysis Introduction of models

More information

Department of Electrical and Computer Engineering, Cornell University. ECE 3150: Microelectronics. Spring Due on Feb. 15, 2018 by 7:00 PM

Department of Electrical and Computer Engineering, Cornell University. ECE 3150: Microelectronics. Spring Due on Feb. 15, 2018 by 7:00 PM Department of Electrical and Computer Engineering, Cornell University ECE 3150: Microelectronics Spring 018 Homework 3 Due on Feb. 15, 018 by 7:00 PM Suggested Readings: a) Lecture notes Important Note:

More information

Digital Integrated CircuitDesign

Digital Integrated CircuitDesign Digital Integrated CircuitDesign Lecture 5a Bipolar Transistor Dep. Region Neutral Base n(0) b B C n b0 P C0 P e0 P C xn 0 xp 0 x n(w) b W B Adib Abrishamifar EE Department IUST Contents Bipolar Transistor

More information

EE105 - Fall 2006 Microelectronic Devices and Circuits

EE105 - Fall 2006 Microelectronic Devices and Circuits EE105 - Fall 2006 Microelectronic Devices and Circuits Prof. Jan M. Rabaey (jan@eecs) Lecture 21: Bipolar Junction Transistor Administrative Midterm Th 6:30-8pm in Sibley Auditorium Covering everything

More information

Lecture #23. Warning for HW Assignments and Exams: Make sure your writing is legible!! OUTLINE. Circuit models for the MOSFET

Lecture #23. Warning for HW Assignments and Exams: Make sure your writing is legible!! OUTLINE. Circuit models for the MOSFET Lecture #23 arning for H Assignments and Exams: Make sure your writing is legible!! OUTLINE MOFET I s. V characteristic Circuit models for the MOFET resistie switch model small-signal model Reference Reading

More information

Charge-Storage Elements: Base-Charging Capacitance C b

Charge-Storage Elements: Base-Charging Capacitance C b Charge-Storage Elements: Base-Charging Capacitance C b * Minority electrons are stored in the base -- this charge q NB is a function of the base-emitter voltage * base is still neutral... majority carriers

More information

Linear Variable coefficient equations (Sect. 1.2) Review: Linear constant coefficient equations

Linear Variable coefficient equations (Sect. 1.2) Review: Linear constant coefficient equations Linear Variable coefficient equations (Sect. 1.2) Review: Linear constant coefficient equations. The Initial Value Problem. Linear variable coefficients equations. The Bernoulli equation: A nonlinear equation.

More information

EE 205 Dr. A. Zidouri. Electric Circuits II. Two-Port Circuits Two-Port Parameters. Lecture #42

EE 205 Dr. A. Zidouri. Electric Circuits II. Two-Port Circuits Two-Port Parameters. Lecture #42 EE 05 Dr. A. Zidouri Electric Circuits Two-Port Circuits Two-Port Parameters Lecture #4-1 - EE 05 Dr. A. Zidouri The material to be covered in this lecture is as follows: o ntroduction to two-port circuits

More information

Lecture 15 - The pn Junction Diode (I) I-V Characteristics. November 1, 2005

Lecture 15 - The pn Junction Diode (I) I-V Characteristics. November 1, 2005 6.012 - Microelectronic Devices and Circuits - Fall 2005 Lecture 15-1 Lecture 15 - The pn Junction Diode (I) I-V Characteristics November 1, 2005 Contents: 1. pn junction under bias 2. I-V characteristics

More information

EE5311- Digital IC Design

EE5311- Digital IC Design EE5311- Digital IC Design Module 1 - The Transistor Janakiraman V Assistant Professor Department of Electrical Engineering Indian Institute of Technology Madras Chennai October 28, 2017 Janakiraman, IITM

More information

MOS PTAT Floating reference voltage circuit for PTAT current generation using subthreshold MOS characteristics

MOS PTAT Floating reference voltage circuit for PTAT current generation using subthreshold MOS characteristics MOS PTAT Floating reference voltage circuit for PTAT current generation using subthreshold MOS characteristics Ken Ueno Tetsuya Hirose Tetsuya Asai Yoshihito Amemiya Department of Electrical Engineering,

More information

Refinements to Incremental Transistor Model

Refinements to Incremental Transistor Model Refinements to Incremental Transistor Model This section presents modifications to the incremental models that account for non-ideal transistor behavior Incremental output port resistance Incremental changes

More information

Lecture 8 PN Junction and MOS Electrostatics (V) Electrostatics of Metal Oxide Semiconductor Structure (cont.) October 4, 2005

Lecture 8 PN Junction and MOS Electrostatics (V) Electrostatics of Metal Oxide Semiconductor Structure (cont.) October 4, 2005 6.12 Microelectronic Devices and Circuits Fall 25 Lecture 8 1 Lecture 8 PN Junction and MOS Electrostatics (V) Electrostatics of Metal Oide Semiconductor Structure (cont.) Contents: October 4, 25 1. Overview

More information

EE 435. Lecture 22. Offset Voltages

EE 435. Lecture 22. Offset Voltages EE 435 Lecture Offset Voltages . Review from last lecture. Offset Voltage Definition: The input-referred offset voltage is the differential dc input voltage that must be applied to obtain the desired output

More information

A new curvature-corrected CMOS bandgap voltage reference

A new curvature-corrected CMOS bandgap voltage reference A new curvature-corrected CMOS bandgap voltage reference Ruhaifi Abdullah Zawawi a) and Othman Sidek Collaborative Microelectronic Design Excellence Centre (CEDEC), Universiti Sains Malaysia (USM), Engineering

More information

PN Junctions. Lecture 7

PN Junctions. Lecture 7 Lecture 7 PN Junctions Kathy Aidala Applied Physics, G2 Harvard University 10 October, 2002 Wei 1 Active Circuit Elements Why are they desirable? Much greater flexibility in circuit applications. What

More information

EE 434 Lecture 12. Process Flow (wrap up) Device Modeling in Semiconductor Processes

EE 434 Lecture 12. Process Flow (wrap up) Device Modeling in Semiconductor Processes EE 434 Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes Quiz 6 How have process engineers configured a process to assure that the thickness of the gate oxide for the p-channel

More information

ECE 497 JS Lecture - 12 Device Technologies

ECE 497 JS Lecture - 12 Device Technologies ECE 497 JS Lecture - 12 Device Technologies Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 NMOS Transistor 2 ρ Source channel charge density

More information

EE105 Fall 2015 Microelectronic Devices and Circuits: Semiconductor Fabrication and PN Junctions

EE105 Fall 2015 Microelectronic Devices and Circuits: Semiconductor Fabrication and PN Junctions EE105 Fall 2015 Microelectronic Devices and Circuits: Semiconductor Fabrication and PN Junctions Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 pn Junction p-type semiconductor in

More information

JFET Operating Characteristics: V GS = 0 V 14. JFET Operating Characteristics: V GS = 0 V 15

JFET Operating Characteristics: V GS = 0 V 14. JFET Operating Characteristics: V GS = 0 V 15 J Operating Characteristics: V GS = 0 V 14 V GS = 0 and V DS increases from 0 to a more positive voltage: Gate and Source terminals: at the same potential Drain: at positive potential => reverse biased

More information

ELEC 3908, Physical Electronics, Lecture 18. The Early Effect, Breakdown and Self-Heating

ELEC 3908, Physical Electronics, Lecture 18. The Early Effect, Breakdown and Self-Heating ELEC 3908, Physical Electronics, Lecture 18 The Early Effect, Breakdown and Self-Heating Lecture Outline Previous 2 lectures analyzed fundamental static (dc) carrier transport in the bipolar transistor

More information

ECE 546 Lecture 16 MNA and SPICE

ECE 546 Lecture 16 MNA and SPICE ECE 546 Lecture 16 MNA and SPICE Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine 1 Nodal Analysis The Node oltage method

More information

Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1

Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1 Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1 LECTURE 210 PHYSICAL ASPECTS OF ICs (READING: Text-Sec. 2.5, 2.6, 2.8) INTRODUCTION Objective Illustrate the physical aspects of integrated circuits

More information

Chapter 3. Steady-State Equivalent Circuit Modeling, Losses, and Efficiency

Chapter 3. Steady-State Equivalent Circuit Modeling, Losses, and Efficiency Chapter 3. Steady-State Equivalent Circuit Modeling, Losses, and Efficiency 3.1. The dc transformer model 3.2. Inclusion of inductor copper loss 3.3. Construction of equivalent circuit model 3.4. How to

More information

Lecture 16 The pn Junction Diode (III)

Lecture 16 The pn Junction Diode (III) Lecture 16 The pn Junction iode (III) Outline I V Characteristics (Review) Small signal equivalent circuit model Carrier charge storage iffusion capacitance Reading Assignment: Howe and Sodini; Chapter

More information

= (, ) V λ (1) λ λ ( + + ) P = [ ( ), (1)] ( ) ( ) = ( ) ( ) ( 0 ) ( 0 ) = ( 0 ) ( 0 ) 0 ( 0 ) ( ( 0 )) ( ( 0 )) = ( ( 0 )) ( ( 0 )) ( + ( 0 )) ( + ( 0 )) = ( + ( 0 )) ( ( 0 )) P V V V V V P V P V V V

More information