Polytech Montpellier MEA4 M2 EEA Systèmes Microélectroniques. Analog IC Design
|
|
- Kathleen Evans
- 6 years ago
- Views:
Transcription
1 Analo C Desin - Academic year 05/06 - Session 3 04/0/5 Polytech Montellier MEA4 M EEA Systèmes Microélectroniques Analo C Desin From transistor in to current sources Pascal Nouet 05/06 - nouet@lirmm.fr htt:// ntroduction / Backround Small-sinal arameters of the MOS transistor in the active reion ( m and r ds ) are both deendent to the saturation current à MOST in is based on a current source MOS Transistor is a ood current source in the active reion Basic analo stae (e.. a common source amlifier) is based on a air of MOS transistor one used as a voltae to current converter one used as a current source
2 Analo C Desin - Academic year 05/06 - Session 3 04/0/5 Pre-requisites / Content Pre-requisites Good ractice of solvin electrical circuits (Node and Mesh laws) are- and small-sinal models for MOST in stroninversion Content How to set-u a constant ate-source voltae for an MOS Transistor? à basic to advanced voltae references Basic current source ncreasin ut resistance Advanced current sources for stability and lare voltae swin Outline oltae references Elementary self-in schemes Some other elementary self-in schemes Sensitivity to and T C variations Advanced voltae references Current mirror Elementary current mirror Elementary staes for increased ut resistance Other elementary current mirrors Elementary current sources Overview of advanced current sources PMOS current sources
3 Analo C Desin - Academic year 05/06 - Session 3 04/0/5 nitial sizin of elementary self-in schemes Basic statement: a diode-connected MOST is always ed in the active reion (if not in the OFF-state) 3 basic scheme may allow to control the in oint of the MOST: one ull-u diode-connected PMOS transistor one ull-u resistor one quasi-ideal current-source 3 nitial sizin of elementary self-in schemes et s desin the followin circuits to deliver 0.7 under 0µA with 3.3 The internal resistance of the current source will be MΩ. 3 dsn ds dsat 0µA.9 ; n 0. dsat 3.57 n µ ncox n dsat 0. µ Cox.6 60kΩ 0µA dsat 3.57 n µ ncox n.6 ( ).6µA MΩ 7.4µA dsat 3.57 n µ ncox n 3
4 Analo C Desin - Academic year 05/06 - Session 3 04/0/5 Outline oltae references Elementary self-in schemes Some other elementary self-in schemes Sensitivity to and T C variations Advanced voltae references Current mirror Elementary current mirror Elementary staes for increased ut resistance Other elementary current mirrors Elementary current sources Overview of advanced current sources PMOS current sources Alternative self-in schemes Two uts circuits Dual PMOS for ut w.r.t Silicon surface considerations 4
5 Analo C Desin - Academic year 05/06 - Session 3 04/0/5 Outline oltae references Elementary self-in schemes Some other elementary self-in schemes Sensitivity to and T C variations Advanced voltae references Current mirror Elementary current mirror Elementary staes for increased ut resistance Other elementary current mirrors Elementary current sources Overview of advanced current sources PMOS current sources mact of variations µ C ox µ ncox ( ) ( ) t n tn? (µa) n (/0,6) (/,73 ; 5) (/,73 ; 6) m mn v v i v v v mn mn mn + m m m + m ( ) 5
6 Analo C Desin - Academic year 05/06 - Session 3 04/0/5 mact of variations m v v µ nc i v v v. ox? + m m m (µa) ; µ nc ; ox ; ( ) 60 Droite de chare (5) 40 Droite de chare (6) dsat(/0,6) 0 dsat(/) ( ) t mact of variations ds ds µ ncox + ( ) t (µa) ; ds ds? m v v ds i v v v + m m m n (/0,6) 40 +() ; 00k +() ; MOhm 0 +() ; 00k ; ( ) 6
7 Analo C Desin - Academic year 05/06 - Session 3 04/0/5 mact of variations ab #: Desin of a voltae reference Secification: let s desin a basic self-ed MOS circuit to deliver two voltaes equal resectively to -0.8 and -.6. Try to otimize stability for varyin +/- 0% around the nominal value (3.3), ower consumtion and silicon area et s calculate the theoretical sensitivity of both ut s voltae to et s verify the revious value by simulation et s simulate the sensitivity to temerature (-5 C u to 85 C) 7
8 Analo C Desin - Academic year 05/06 - Session 3 04/0/5 Outline oltae references Elementary self-in schemes Some other elementary self-in schemes Sensitivity to and T C variations Advanced voltae references Current mirror Elementary current mirror Elementary staes for increased ut resistance Other elementary current mirrors Elementary current sources Overview of advanced current sources PMOS current sources -indeendent reference voltae Princile: a resistor is used to imlement a local feedback, when ds tends to increase under the ect of a increase, the voltae dro in reduces s3 and limit the current increase. Sizin for a iven value of A : à choice of à sizin of T and T à choice of α à sizin of T 3 and for B A à calculate from kirchoff s law:. s4 s3 + B T 3 3 α T 3 A T 4 4 8
9 Analo C Desin - Academic year 05/06 - Session 3 04/0/5 -indeendent reference voltae How it works? is indeendant of à A deends only of T size and T 3 Assumtion: ds ds à ds3 and ds4 are then identical à 4 α. 3 calculate from kirchoff s law: µ C ox 4 4 & $ $ % 4 α #!. α! " µ C ox 4 4 & α # $! % α + α " B T 3 3 A T α 4 4 Alternative confiurations Stability to can be increased by reducin ds Deliverin two indeendant voltaes Deliverin a voltae w.r.t. T 3 B T 5 D T 3 T 6 C B T T 5 D T 3 T 6 C A T α B T A T T b T a A T b A T a 5 5 α 4 4 9
10 Analo C Desin - Academic year 05/06 - Session 3 04/0/5 ab #: Desin of a voltae reference Secification: let s desin a -indeendent reference voltae to deliver the same uts as in ab# with the same constraints. et s calculate the theoretical sensitivity of both ut s voltae to et s verify the revious values by simulation et s simulate the sensitivity to temerature (-5 C u to 85 C) Outline oltae references Elementary self-in schemes Some other elementary self-in schemes Sensitivity to and T C variations Advanced voltae references Current mirror Elementary current mirror Elementary staes for increased ut resistance Other elementary current mirrors Elementary current sources Overview of advanced current sources PMOS current sources 0
11 Analo C Desin - Academic year 05/06 - Session 3 04/0/5 From Norton (Current) Source to MOS transistor Practical Current Source Norton source deal Current suly (e.. "idc" within simulator) Norton Source (Model) MOST Drain- Source Current r 0 r 0 Norton Current mirrorin rincile i S in s Biasin (are Sinal Analysis): T is saturated è in ds f( s ) f( ) T must be saturated to deliver a constant current à Outut dynamic: ds Small-Sinal Analysis à Outut resistance S / m m.v s r ds v T T s s dsat µ nc ox in v s v s i s r ds λ dsat
12 Analo C Desin - Academic year 05/06 - Session 3 04/0/5 ds (A) Elementary current mirror: ut resistance mact of dsat 5,00E- 0 4,50E- 0 4,00E- 0 ds (µa /) r ds (MΩ) λ( ) dsat (µa) y 0,0044x in S T T s 3,50E- 0 3,00E- 0,50E- 0,00E- 0,50E- 0,00E- 0 ds (µa/) inéaire (ds (µa/)) 5,00E- 0 0,00E+00 ds (µa) 0,00E+00,00E+0 4,00E+0 6,00E+0 8,00E+0,00E+0 ds () Elementary current mirror: ut resistance ds (A) mact of transistor lenth,40e+0,0e+0 rds (Mohms) y 0,093x +,78 in S T T s,00e+0 8,00E+00 6,00E+00 4,00E+00,00E+00 0,00E+00 r ds e( / µm) (µm) + r 0 dsat (A) (µm) 0,00E+00,00E+0 4,00E+0 6,00E+0 8,00E+0,00E+0 ds ()
13 Analo C Desin - Academic year 05/06 - Session 3 04/0/5 ds (A) Elementary current mirror: ut resistance mact of transistor size (/) 4,5 in S 4,0 rds (Mohms) T T s 3,5 3,0,5,0,5,0 0,5 0, / ds () Elementary current mirror: summary mact of dsat Outut resistance is divided by two when current is multilied by two mact of transistor size Outut resistance doubled when transistor lenth is multilied by two (constant /) in T T S s Useful equations orkin with both and lenth constant General case à r ds α i s v s r ds ds ds λ( ) dsat (A) r ds e( / µm) (µm) + r 0 dsat (A) 3
14 Analo C Desin - Academic year 05/06 - Session 3 04/0/5 Outline oltae references Elementary self-in schemes Some other elementary self-in schemes Sensitivity to and T C variations Advanced voltae references Current mirror Elementary current mirror Elementary staes for increased ut resistance Other elementary current mirrors Elementary current sources Overview of advanced current sources PMOS current sources Deenerated source current mirror i S in S / m v m.v s r ds T T v s v s s s s s are-sinal Analysis T always saturated Outut dynamic à saturation of T Small-Sinal Analysis Outut resistance v i S s dsat µ C n ox > + s S S in rds + in ( ) m s 4
15 Analo C Desin - Academic year 05/06 - Session 3 04/0/5 Deenerated source current mirror mact of s 5,0 r (MOhms) 0,0 5,0 y 0,994x + 3,467 50µA T T S 0,0 s s 5,0 0,0 r r ds + ( + m r ds ) s m r ds λ n 000 λ n s(kω) 5 Cascode current mirror i S in S S / m3 m4.v s4 r ds4 T 3 vs v 4 v s4 v T T / m m.v s r ds v s d d d3 d 4 in are-sinal Analysis T and T 3 are saturated, T also Outut dynamic à saturation of Small-Sinal Analysis Outut resistance s dsat µ n C ox S v i S S > + tn in r r m4 ds ds4 5
16 Analo C Desin - Academic year 05/06 - Session 3 04/0/5 Cascode current mirror ds (A) mact of / r (MOhms) / µA S T 3 T T ds () Outline oltae references Elementary self-in schemes Some other elementary self-in schemes Sensitivity to and T C variations Advanced voltae references Current mirror Elementary current mirror Elementary staes for increased ut resistance Other elementary current mirrors Elementary current sources Overview of advanced current sources PMOS current sources 6
17 Analo C Desin - Academic year 05/06 - Session 3 04/0/5 ilson current mirror i x in S / m3 v s4 m4.v s4 r ds4 T 3 vx T T m.v s r ds v s / m d d d 3 d 4 Similar erformance to cascode mirror s dsat µ n C ox Substrate ect: in v in S > tn + S i s vs ( m4 + s4 ) rds rds4 i s m4 r ds r ds4 PMOS Current Mirrors Every NMOS current mirror has a PMOS dual Caracteristics are identical and easy to transose: smin à smax, r T S S T T T T T S T T T 3 T 3 in S S S r r ds in in in r m r ds r ds 7
18 Analo C Desin - Academic year 05/06 - Session 3 04/0/5 Non-symetrical mirrors Different ratio / may be used in the ut branch (enerally X> à ut current hiher than reference current) Same for all transistors means current roortionnal to /: in S in S in S T 3 s T 3 s T T s T T T T : X : X : X Multile uts current mirrors r S S One reference branch may be connected to as many ut branches as recessary for the alication Each ut may deliver a different ratio of current Each ut may have a different ut resistance in > λ S X ; n in S nx S S ; r > n λ n in X. in S S n S nx nx S n n in S S n n r r S S S S in X >. + >. λ λ n n tn + tn in X. in 8
19 Analo C Desin - Academic year 05/06 - Session 3 04/0/5 Overview of ut resistance of elementary current mirors,00e+0 (Ω),00E+09,00E+08 Miroir simle SD SD Cascode ilson,00e+07,00e+06,00e+05,00e+04,00e+03 0,00 0,50,00,50,00,50 3,00 S 3,50 ( ) Outline oltae references Elementary self-in schemes Some other elementary self-in schemes Sensitivity to and T C variations Advanced voltae references Current mirror Elementary current mirror Elementary staes for increased ut resistance Other elementary current mirrors Elementary current sources Overview of advanced current sources PMOS current sources 9
20 Analo C Desin - Academic year 05/06 - Session 3 04/0/5 From current mirrors towards current sources Analo nterated Circuits are based on elementary staes oltae references Current mirrors Current sources Amlifier staes f() Current flowin throuh round or from in S T T T T s deal versus actual current sources S ö OUT 0 Smin ø Outut esistance and dynamics S Sensitivity to and T C s0 Power consumtion S min 0
21 Analo C Desin - Academic year 05/06 - Session 3 04/0/5 esistance in NMOS current sources > T T 3 > tn + T 3 > tn + T : X T T : X T T : X Sizin Outut dynamics à Outut current ( ) à / of T ( ) X à eference current ( in ) à / of T (T 3 ), Outut resistance calculation (e.. ilson Current Source ) i x / m3 v s4 m4.v s4 r ds4 T 3 > tn + m.v s r ds v s / m v x T T ( ) r i ds mv s + rds + m3 mrds v4. i( ) + rds + m3 vs4 : X i ( + A) v ( + A) x ( + ) s m vs Avs m ix m ix vx + rds4 m ( vx & + rds4 + ' m r + m ( i v ) x m4 s4 ( + A) m4 % rds4 # ix m $ ( + A) rds ( + m ) rds
22 Analo C Desin - Academic year 05/06 - Session 3 04/0/5 Transistor in NMOS Current Sources T T T > T T 3 > tn + T 3 > tn + T T T T T : X : X : X Outut dynamics à Outut current ( ) à / of T ( ) X à eference current ( in ) à / of T (T 3 ), T mact of S ö OUT 0 ø OUT min fixe
23 Analo C Desin - Academic year 05/06 - Session 3 04/0/5 esistance in v (> ) i T / m v m.v r ds T µ ncox + ( T tn T ) i Δ Δ m i. v m m ( + ) v + m m m ( + m ) Δ v Transistor in v T 3 (> ) / m3 i T T / m v m.v r ds µ nc µ C + ox ox ( T tn 3 3 T ) ( ) t i m m Δ Δ + m3 m3 i. v m m + 3 m3 m v + Δ 3 m3 v 3
24 Analo C Desin - Academic year 05/06 - Session 3 04/0/5 mact of on Current Sources (A) Δ Δ, T T T 3 Δ Δ,77 T T () mact of on Current Sources (A) Δ Δ, T T Δ Δ,55 T 3 T T () 4
25 Analo C Desin - Academic year 05/06 - Session 3 04/0/5 esistance in and temerature An increase in temerature reduces the saturation current of a transistor,06e+0 (µa),04e+0,0e+0 Polarisation ar résistance (> ) T T,00E+0 9,80E+0 9,60E+0-0,08 %/ C 9,40E+0 9,0E+0 Tem.( C ) - 40,00-0,00 0,00 0,00 40,00 60,00 80,00 esistance in and temerature esistance may also chane with temerature ( TCT. ),5E+0 (µa) 0 + ésistance fixe,0e+0 TCe- 3 / C,05E+0 (> ) T T,00E+0 9,50E+0 9,00E+0 8,50E+0-0,08 %/ C -0,08%/ C -0,57 %/ C 8,00E+0 Tem.( C ) - 40,00-0,00 0,00 0,00 40,00 60,00 80,00 5
26 Analo C Desin - Academic year 05/06 - Session 3 04/0/5 Transistor in and temerature,0e+0,5e+0 NMOS et PMOS exhibits same henomenon (µa) -0, %/ C Polarisation ar constante Polarisation ar avec TCe- 3 / C Polarisation ar PMOS T 3 (> ) T T,0E+0,05E+0,00E+0 9,50E+0 9,00E+0-0,08 %/ C 8,50E+0-0,57 %/ C 8,00E+0 Tem.( C ) - 40,00-0,00 0,00 0,00 40,00 60,00 80,00 Cascode Source and temerature Feedback may imrove results,5e+0 (µa),0e+0,05e+0 Cascode avec et TCe- 3 / C Polarisation ar avec TCe- 3 / C Cascode larisé ar PMOS 0,036 %/ C T 3 T T,00E+0 9,50E+0 9,00E+0 8,50E+0-0,036 %/ C -0,57 %/ C Tem.( C ) - 40,00-0,00 0,00 0,00 40,00 60,00 80,00 T 3 T 3 T T 6
27 Analo C Desin - Academic year 05/06 - Session 3 04/0/5 Outline oltae references Elementary self-in schemes Some other elementary self-in schemes Sensitivity to and T C variations Advanced voltae references Current mirror Elementary current mirror Elementary staes for increased ut resistance Other elementary current mirrors Elementary current sources Overview of advanced current sources PMOS current sources -indeendent current sources Princile: a resistor imlement a feedback that tends to reduce current variations Sizin methods Choice of and α (enerally, 4, 9 or 6) is not sensitive to variations Assumin identical currents in T and T leads to an exression of deendin of, T 5 et T α µ Cox 4 & α # $! % α + α " B T A T T 3 7
28 Analo C Desin - Academic year 05/06 - Session 3 04/0/5 -indeendent current sources Other confiurations Dual circuit in PMOS (current from ) ncreased stability by reduction of ds and ds5 Power consumtion à asymmetrical current mirror T 3 T α 4 4 B T 5 D T T α T 3 T 6 C T A 0. T T 7 - indeendent and increased ut resistance -indeendent à, and T 5 to set value of indeendently of educed ower consumtion à asymmetrical current mirror Hih-voltae oeration à T 3 and T 6 are otional B T T 5 D T 3 T 6 C A 0. T T 7 ncreased à Cascode ut à Problem à ut rane of oeration T c T c T 7c 8
29 Analo C Desin - Academic year 05/06 - Session 3 04/0/5 ncreasin ut dynamic rane Princile T S T 3 s T ds s3 ds d3 s s ds s3. tn tn s3 + tn Trade-off between ut rane of oeration and ut resistance ncreasin ut dynamic rane mlementation: lare-swin cascode current source with -indeendent reference current T 6 T 7 T α ( α > ) + avec B 6 α 7 A T 9 T 5 T T 3 T C
30 Analo C Desin - Academic year 05/06 - Session 3 04/0/5 ncreasin ut dynamic rane: alternative confiurations 5 T 6 T 7 T 8 T 6 T 7 T 8 B A C T T 6 T 7 B T 8 T 9 T 5 A 0. C T T 3 T T 9 T 5 T 3 T Outline oltae references Elementary self-in schemes Some other elementary self-in schemes Sensitivity to and T C variations Advanced voltae references Current mirror Elementary current mirror Elementary staes for increased ut resistance Other elementary current mirrors Elementary current sources Overview of advanced current sources PMOS current sources 30
31 Analo C Desin - Academic year 05/06 - Session 3 04/0/5 Current sources Overview of main characteristics mact of Outut resistance Outut rane of oeration Basic current source ±5% 65kΩ > 0,8 -indeendent current source ±,3% 500kΩ > 0,9 -indeendent current source with cascoded ut ±0,0% 80MΩ > are-swin - indeendent cascoded current source ±9% ±,5% 3,54MΩ 4,88MΩ > 0,3 > 0,3 éférences D. Johns and K. Martin, "Analo nterated Circuit Desin", John iley & Sons, nc. 997, SBN P. Allen and D. Holber, "CMOS Analo Circuit Desin", nd Edition, 00,Oxford University Press, SBN B. azavi, "Desin of Analo CMOS nterated Circuits", McGraw Hill, 00, SBN P. Gray, P. Hurst, S. ewis,and.g. Meyer, Analysis and Desin of Analo nterated Circuits, 4th Edition, John iley and Sons, 00, SBN
M2 EEA Systèmes Microélectroniques Polytech montpellier MEA 4. Analog Integrated Circuits Design
M EEA Systèmes Microélectroniques Polytech montpellier MEA 4 Analog ntegrated Circuits Design Chapter Basic and Advanced Current Sources Pascal Nouet / 04-05 nouet@lirmm.fr http://www.lirmm.fr/~nouet/homepage/lecture_ressources.html
More informationP-MOS Device and CMOS Inverters
Lecture 23 P-MOS Device and CMOS Inverters A) P-MOS Device Structure and Oeration B) Relation of Current to t OX, µ V LIMIT C) CMOS Device Equations and Use D) CMOS Inverter V OUT vs. V IN E) CMOS Short
More informationANALYSIS OF POWER EFFICIENCY FOR FOUR-PHASE POSITIVE CHARGE PUMPS
ANALYSS OF POWER EFFCENCY FOR FOUR-PHASE POSTVE CHARGE PUMPS Chien-pin Hsu and Honchin Lin Department of Electrical Enineerin National Chun-Hsin University, Taichun, Taiwan e-mail:hclin@draon.nchu.edu.tw
More informationAnalysis and Design of Analog Integrated Circuits Lecture 7. Differential Amplifiers
Analysis and Desin of Analo Interated Circuits ecture 7 Differential Amplifiers Michael H. Perrott February 1, 01 Copyriht 01 by Michael H. Perrott All rihts reserved. Review Proposed Thevenin CMOS Transistor
More informationEE 435 Lecture 13. Cascaded Amplifiers. -- Two-Stage Op Amp Design
EE 435 Lecture 13 ascaded Amplifiers -- Two-Stae Op Amp Desin Review from Last Time Routh-Hurwitz Stability riteria: A third-order polynomial s 3 +a 2 s 2 +a 1 s+a 0 has all poles in the LHP iff all coefficients
More informationAnalog and Mixed-Signal Design for SOC
nalo and Mixed-Sinal Desin for SO schuan@ttu.edu.tw Det. of Electrical Enineerin Outline nalo and Mixed-Sinal Desin in the SO Era urrent Mirrors and Biasin ircuits Sinle-Stae mlifiers Oerational mlifiers
More informationEECE488: Analog CMOS Integrated Circuit Design. Introduction and Background
EECE488: Analo CMOS Interated Circuit Desin Introduction and Backround Shahriar Mirabbasi Departent of Electrical and Coputer Enineerin University of British Colubia shahriar@ece.ubc.ca Technical contributions
More informationEE 435. Lecture 18. Two-Stage Op Amp with LHP Zero Loop Gain - Breaking the Loop
EE 435 Lecture 8 Two-Stae Op Amp with LHP Zero Loop Gain - Breakin the Loop Review from last lecture Nyquist and Gain-Phase Plots Nyquist and Gain-Phase Plots convey identical information but ain-phase
More informationCharacterizing the Behavior of a Probabilistic CMOS Switch Through Analytical Models and Its Verification Through Simulations
Characterizing the Behavior of a Probabilistic CMOS Switch Through Analytical Models and Its Verification Through Simulations PINAR KORKMAZ, BILGE E. S. AKGUL and KRISHNA V. PALEM Georgia Institute of
More informationVLSI Design Issues. ECE 410, Prof. F. Salem/Prof. A. Mason notes update
VLSI Design Issues Scaling/Moore s Law has limits due to the hysics of material. Now L (L=20nm??) affects tx delays (seed), noise, heat (ower consumtion) Scaling increases density of txs and requires more
More informationLecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS
Lecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS Outline NMOS inverter with resistor pull-up The inverter NMOS inverter with current-source pull-up Complementary MOS (CMOS) inverter Static analysis
More informationDesign of CMOS Analog Integrated Circuits. Basic Building Block
Desin of CMOS Analo Inteated Cicuits Fanco Malobeti Basic Buildin Block F. Malobeti : Desin of CMOS Analo Inteated Cicuits - Basic Buildin Block INERTER WITH ACTIE LOAD The simplest fom of ain stae, the
More informationEE 330 Lecture 33. Basic amplifier architectures Common Emitter/Source Common Collector/Drain Common Base/Gate. Basic Amplifiers
33 Lecture 33 asic aplifier architectures oon itter/source oon ollector/drain oon ase/gate asic plifiers nalysis, Operation, and Desin xa 3 Friday pril 3 eview Previous Lecture Two-Port quivalents of Interconnected
More informationAn Improved Logical Effort Model and Framework Applied to Optimal Sizing of Circuits Operating in Multiple Supply Voltage Regimes
n Improved Loical Effort Model and Framework pplied to Optimal Sizin of Circuits Operatin in Multiple Supply Voltae Reimes Xue Lin, Yanzhi Wan, Shahin Nazarian, Massoud Pedram Department of Electrical
More informationIntroduction: the common and the differential mode components of two voltages. differential mode component: v d = v 1 - v 2 common mode component:
EECTONCS-1 CHPTE 3 DFFEENT MPFES ntroduction: the common and the differential mode components of two voltaes v d v c differential mode component: v d = v 1 - v common mode component: v1 v v c = v 1 v vd
More informationEE105 - Fall 2005 Microelectronic Devices and Circuits
EE105 - Fall 005 Microelectronic Devices and Circuits ecture 7 MOS Transistor Announcements Homework 3, due today Homework 4 due next week ab this week Reading: Chapter 4 1 ecture Material ast lecture
More informationV DD. M 1 M 2 V i2. V o2 R 1 R 2 C C
UNVERSTY OF CALFORNA Collee of Enineerin Department of Electrical Enineerin and Computer Sciences E. Alon Homework #3 Solutions EECS 40 P. Nuzzo Use the EECS40 90nm CMOS process in all home works and projects
More informationRobert W. Brodersen EECS140 Analog Circuit Design
INTRODUCTION University of California Berkeley College of Engineering Department of Electrical Engineering and Computer Science Robert. Brodersen EECS40 Analog Circuit Design ROBERT. BRODERSEN LECTURE
More informationLecture 4: CMOS Transistor Theory
Introduction to CMOS VLSI Design Lecture 4: CMOS Transistor Theory David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Outline q Introduction q MOS Capacitor q
More informationModeling of High Voltage AlGaN/GaN HEMT. Copyright 2008 Crosslight Software Inc.
Modelin of Hih Voltae AlGaN/GaN HEMT Copyriht 2008 Crossliht Software Inc. www.crossliht.com 1 Introduction 2 AlGaN/GaN HEMTs - potential to be operated at hih power and hih breakdown voltae not possible
More informationLecture 12: MOSFET Devices
Lecture 12: MOSFET Devices Gu-Yeon Wei Division of Engineering and Applied Sciences Harvard University guyeon@eecs.harvard.edu Wei 1 Overview Reading S&S: Chapter 5.1~5.4 Supplemental Reading Background
More informationEECE488: Analog CMOS Integrated Circuit Design. Set 2: Background
EECE488: Analo CMOS Interated Circuit esin Set : Backround Shahriar Mirabbasi epartent of Electrical and Coputer Enineerin Uniersity of British Colubia shahriar@ece.ubc.ca Technical contributions of Pedra
More informationLecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson
Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics Lena Peterson 2015-10-13 Outline (1) Why is the CMOS inverter gain not infinite? Large-signal
More informationFLOW MEASUREMENT IN CLOSED CONDUIT
FLOW MEASUREMENT IN CLOSED CONDUIT Closed conduit flow: It is a flow with boundaries and runs full. As in the case of oen channel flow, the surface is not exosed to atmoshere. Since it runs full it is
More informationECEG 351 Electronics II Spring 2017
G 351 lectronics Sprin 2017 Review Topics for xa #1 Please review the xa Policies section of the xas pae at the course web site. Please especially note the followin: 1. You will be allowed to use a non-wireless
More informationCMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor
CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1
More informationMOS Transistor Properties Review
MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO
More information[ ] [ ] Chapter 16 Problem Solutions (a) = = = = Then 8 = 2(0.343) + V 2(0.343)
Chater 6 Problem Solutions 6. (a) e N Δ V φ + V φ s a TN f SB f C ax 4 ax (3.9)(8.85 ) 8 ax 7.67 8 tax 45 / 9 4 5 8 e s Na.6.7 8.85 8 5.5 C Then 8 5.5 Δ VTN (.343) + V (.343) 8 SB 7.67 For V V : SB Δ VTN.67.686.686
More informationFlow Velocity Measurement Principles of Hot Film Anemometry
Flow Velocity Measurement Princiles of Hot Film Anemometry The hot film anemometer (HFA) is made of a thin, structured, metallic resistive film ( heater ) which is deosited onto a substrate. In the oerating
More informationLecture 37: Frequency response. Context
EECS 05 Spring 004, Lecture 37 Lecture 37: Frequency response Prof J. S. Smith EECS 05 Spring 004, Lecture 37 Context We will figure out more of the design parameters for the amplifier we looked at in
More informationPractice 3: Semiconductors
Practice 3: Semiconductors Digital Electronic Circuits Semester A 2012 VLSI Fabrication Process VLSI Very Large Scale Integration The ability to fabricate many devices on a single substrate within a given
More informationEE 435 Lecture 13. Two-Stage Op Amp Design
EE 435 Lecture 13 Two-Stae Op Amp Desin Review ascades of three or more amplifier staes are seldom used to build a feedback amplifier because of challenes associated with compensatin the amplifier for
More informationECE 342 Electronic Circuits. Lecture 6 MOS Transistors
ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2
More informationLecture 3: CMOS Transistor Theory
Lecture 3: CMOS Transistor Theory Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V Characteristics Gate and Diffusion Capacitance 2 Introduction So far, we have treated transistors
More informationECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION
ECE-343 Test 2: Mar 21, 2012 6:00-8:00, Closed Book Name : SOLUTION 1. (25 pts) (a) Draw a circuit diagram for a differential amplifier designed under the following constraints: Use only BJTs. (You may
More informationLecture 12 Circuits numériques (II)
Lecture 12 Circuits numériques (II) Circuits inverseurs MOS Outline NMOS inverter with resistor pull-up The inverter NMOS inverter with current-source pull-up Complementary MOS (CMOS) inverter Static analysis
More informationRIB. ELECTRICAL ENGINEERING Analog Electronics. 8 Electrical Engineering RIB-R T7. Detailed Explanations. Rank Improvement Batch ANSWERS.
8 Electrical Engineering RIB-R T7 Session 08-9 S.No. : 9078_LS RIB Rank Improvement Batch ELECTRICL ENGINEERING nalog Electronics NSWERS. (d) 7. (a) 3. (c) 9. (a) 5. (d). (d) 8. (c) 4. (c) 0. (c) 6. (b)
More information1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012
/3/ 9 January 0 Study the linear model of MOS transistor around an operating point." MOS in saturation: V GS >V th and V S >V GS -V th " VGS vi - I d = I i d VS I d = µ n ( L V V γ Φ V Φ GS th0 F SB F
More informationLecture 21. REMINDERS Review session: Fri.11/9,3 5PMin306Soda in 306 (HP Auditorium) Midterm #2 (Thursday 11/15, 3:30 5PM in Sibley Auditorium)
Lecture EMINES eiew session: Fri./9,3 5PM306Soda 306 (HP Auditoriu) Midter # (Thursday /5, 3:30 5PM Sibley Auditoriu) OUTLINE Frequency esponse eiew of basic concepts hih frequency MOSFET odel S stae G
More informationDigital Integrated Circuits
Digital Integrated ircuits YuZhuo Fu contact:fuyuzhuo@ic.sjtu.edu.cn Office location:47 room WeiDianZi building,no 800 Donghuan road,minhang amus Introduction Digital I 3.MOS Inverter Introduction Digital
More informationENGR890 Digital VLSI Design Fall Lecture 4: CMOS Inverter (static view)
ENGR89 Digital VLSI Design Fall 5 Lecture 4: CMOS Inverter (static view) [Adapted from Chapter 5 of Digital Integrated Circuits, 3, J. Rabaey et al.] [Also borrowed from Vijay Narayanan and Mary Jane Irwin]
More informationMOS Transistor Theory
MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors
More informationECE 342 Electronic Circuits. 3. MOS Transistors
ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More informationEE105 - Fall 2006 Microelectronic Devices and Circuits
EE105 - Fall 2006 Microelectronic Devices and Circuits Prof. Jan M. Rabaey (jan@eecs) Lecture 7: MOS Transistor Some Administrative Issues Lab 2 this week Hw 2 due on We Hw 3 will be posted same day MIDTERM
More informationECE 438: Digital Integrated Circuits Assignment #4 Solution The Inverter
ECE 438: Digital Integrated Circuits Assignment #4 The Inverter Text: Chapter 5, Digital Integrated Circuits 2 nd Ed, Rabaey 1) Consider the CMOS inverter circuit in Figure P1 with the following parameters.
More informationIntroduction and Background
Analog CMOS Integrated Circuit Design Introduction and Background Dr. Jawdat Abu-Taha Department of Electrical and Computer Engineering Islamic University of Gaza jtaha@iugaza.edu.ps 1 Marking Assignments
More informationECEN326: Electronic Circuits Fall 2017
EEN36: Electronic ircuits Fall 07 ecture 5: Frequency esponse a Palero Analo & Mixed-al enter Texas A&M University Announceents HW5 due / Exa /6 9:0-0:0 (0 extra utes) losed book w/ one standard note sheet
More informationECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120
ECE 6412, Spring 2002 Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120 Problem 1O 2O 3 4 5 6 7 8 Score INSTRUCTIONS: This exam is closed book with four sheets of notes permitted. The exam consists of
More informationFET ( Field Effect Transistor)
NMO MO NMO MO Enhancement eletion Enhancement eletion N kanál Transistors tyes Field effect transistors Electronics and Microelectronics AE4B34EM MOFET MEFET JFET 7. ecture Uniolar transistor arameters
More informationEE 435. Lecture 10: Current Mirror Op Amps
EE 435 ecture 0: urrent Mirror Op mps Review from last lecture: Folded ascode mplifier DD DD B3 B3 B B3 B2 B2 B3 DD DD B B B4 I T QURTER IRUIT Op mp 2 Review from last lecture: Folded ascode Op mp DD M
More informationECEN474/704: (Analog) VLSI Circuit Design Spring 2018
ECEN474/704: (Analog) SI Circuit Design Spring 2018 ecture 2: MOS ransistor Modeling Sam Palermo Analog & Mixed-Signal Center exas A&M University Announcements If you haven t already, turn in your 0.18um
More informationMOS Transistor I-V Characteristics and Parasitics
ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes
More informationCMOS Inverter (static view)
Review: Design Abstraction Levels SYSTEM CMOS Inverter (static view) + MODULE GATE [Adapted from Chapter 5. 5.3 CIRCUIT of G DEVICE Rabaey s Digital Integrated Circuits,, J. Rabaey et al.] S D Review:
More informationLecture 36: MOSFET Common Drain (Source Follower) Amplifier.
Whites, EE 320 Lecture 36 Pae 1 of 10 Lecture 36: MOSFET Coon Drain (Source Follower) Aplifier. The third, and last, discrete-for MOSFET aplifier we ll consider in this course is the coon drain aplifier.
More informationLecture 11 VTCs and Delay. No lab today, Mon., Tues. Labs restart next week. Midterm #1 Tues. Oct. 7 th, 6:30-8:00pm in 105 Northgate
EE4-Fall 2008 Digital Integrated Circuits Lecture VTCs and Delay Lecture # Announcements No lab today, Mon., Tues. Labs restart next week Midterm # Tues. Oct. 7 th, 6:30-8:00pm in 05 Northgate Exam is
More informationIntroduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline
Introduction to MOS VLSI Design hapter : MOS Transistor Theory copyright@david Harris, 004 Updated by Li hen, 010 Outline Introduction MOS apacitor nmos IV haracteristics pmos IV haracteristics Gate and
More informationCMPEN 411 VLSI Digital Circuits. Lecture 04: CMOS Inverter (static view)
CMPEN 411 VLSI Digital Circuits Lecture 04: CMOS Inverter (static view) Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN
More informationDelhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:
Serial : ND_EE_NW_Analog Electronics_05088 Delhi Noida Bhopal Hyderabad Jaipur Lucknow ndore Pune Bhubaneswar Kolkata Patna Web: E-mail: info@madeeasy.in Ph: 0-4546 CLASS TEST 08-9 ELECTCAL ENGNEENG Subject
More informationCHAPTER 5. The Operational Amplifier 1
EECE22 NETWORK ANALYSIS I Dr. Charle J. Kim Cla Note 9: Oerational Amlifier (OP Am) CHAPTER. The Oerational Amlifier A. INTRODUCTION. The oerational amlifier or o am for hort, i a eratile circuit building
More informationIntroduction to MOSFET operation
Introduction to MOSFT operation Andrea Pacelli Department of lectrical and omputer nineerin SUNY at Stony Brook pacelli@ece.sunysb.edu Second edition, Auust 2001 opyriht c 2001 Andrea Pacelli All Rihts
More informationParametric Design and Optimization of Multi-Rotor Aerial Vehicles
Parametric Desin and Otimization of Multi-Rotor Aerial Vehicles Christos Amatis and Evanelos Paadooulos Abstract. his work addresses the otimal selection of roulsion comonents for a multi-rotor aerial
More informationEE 508 Lecture 13. Statistical Characterization of Filter Characteristics
EE 508 Lecture 3 Statistical Characterization of Filter Characteristics Comonents used to build filters are not recisely redictable L C Temerature Variations Manufacturing Variations Aging Model variations
More informationRegenerative Property
DESIGN OF LOGIC FAMILIES Some desirable characteristics to have: 1. Low ower dissiatio. High oise margi (Equal high ad low margis) 3. High seed 4. Low area 5. Low outut resistace 6. High iut resistace
More informationDesign Constraint for Fine Grain Supply Voltage Control LSI
ASP-DAC 211 Designer s Forum Session 8D-3: State-of-The-Art SoCs and Design Methodologies Design Constraint for Fine Grain Suly Voltage Control LSI January 28, 211 Atsuki Inoue Platform Technologies Laboratories
More informationCircuits. L2: MOS Models-2 (1 st Aug. 2013) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number
EE610: CMOS Analog Circuits L: MOS Models- (1 st Aug. 013) B. Mazhari Dept. of EE, IIT Kanpur 3 NMOS Models MOS MODEL Above Threshold Subthreshold ( GS > TN ) ( GS < TN ) Saturation ti Ti Triode ( DS >
More informationEE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region
EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel
More informationAmplifiers, Source followers & Cascodes
Amplifiers, Source followers & Cascodes Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 0-05 02 Operational amplifier Differential pair v- : B v + Current mirror
More informationThe CMOS Inverter: A First Glance
The CMOS Inverter: A First Glance V DD S D V in V out C L D S CMOS Inverter N Well V DD V DD PMOS 2λ PMOS Contacts In Out In Out Metal 1 NMOS Polysilicon NMOS GND CMOS Inverter: Steady State Response V
More informationWeek 5, Lectures 12-14, February 12-16, 2001
Week 5, Lectures 1-14, February 1-16, 001 EECS 105 Microelectroics Devices a Circuits, Sri 001 Arew R. Neureuther Toics: M:NMOS sall-sial a two-ort; PMOS sall-sial a CMOS two-ort W: Caacitace/Layout (
More informationMassachusetts Institute of Technology Department of Electrical Engineering and Computer Science
Massachusetts nstitute of Technoloy Department of Electrical Enineerin and Computer Science 6.685 Electric Machines Class Notes 2 Manetic Circuit Basics September 5, 2005 c 2003 James L. Kirtley Jr. 1
More informationMOS Transistor Theory
CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS
More informationCircle the one best answer for each question. Five points per question.
ID # NAME EE-255 EXAM 3 November 8, 2001 Instructor (circle one) Talavage Gray This exam consists of 16 multiple choice questions and one workout problem. Record all answers to the multiple choice questions
More informationLecture 25 ANNOUNCEMENTS. Reminder: Prof. Liu s office hour is cancelled on Tuesday 12/4 OUTLINE. General considerations Benefits of negative feedback
Lecture 25 ANNOUNCEMENTS eminder: Prof. Liu s office hour is cancelled on Tuesday 2/4 Feedback OUTLINE General considerations Benefits of neative feedback Sense andreturn techniques Voltae voltae feedback
More informationName: Answers. Grade: Q1 Q2 Q3 Q4 Q5 Total. ESE370 Fall 2015
University of Pennsylvania Department of Electrical and System Engineering Circuit-Level Modeling, Design, and Optimization for Digital Systems ESE370, Fall 2015 Midterm 1 Monday, September 28 5 problems
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationR1=400kΩ. R2=500kΩ R3=100kΩ
Exercise + dd dd5 400kΩ 500kΩ 00kΩ Comute the voltage across resistor.. f you measure such otential difference with a voltmeter featuring an internal resistance 0MΩ. Which is the actual measured voltage?
More informationPI3CH400 4-Bit Bus Switch, Enable Low 1.8V/2.5V/3.3V, High-Bandwidth, Hot Plug
1.8V/2.5V/3.3V, Hih-Bandwidth, Hot Plu Features Near-Zero propaation delay 5-ohm switches connect inputs to outputs Hih sinal passin bandwidth (500 MHz) Beyond Rail-to-Rail switchin - 0 to 5V switchin
More informationMOS Transistor. EE141-Fall 2007 Digital Integrated Circuits. Review: What is a Transistor? Announcements. Class Material
EE-Fall 7 igital Integrated Circuits MO Transistor Lecture MO Transistor Model Announcements Review: hat is a Transistor? Lab this week! Lab next week Homework # is due Thurs. Homework # due next Thurs.
More informationRandom Offset in CMOS IC Design
Random Offset in CMOS C esign ECEN487/587 Analog C esign October 19, 007 Art Zirger, National Semiconductor art.zirger@nsc.com 303-845-404 Where to start? How do we choose what transistor sizes to use
More informationNode-voltage method using virtual current sources technique for special cases
Node-oltage method using irtual current sources technique for secial cases George E. Chatzarakis and Marina D. Tortoreli Electrical and Electronics Engineering Deartments, School of Pedagogical and Technological
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationChapter 4 Field-Effect Transistors
Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation
More informationLecture 18. Common Source Stage
ecture 8 OUTINE Basic MOSFET amplifier MOSFET biasing MOSFET current sources Common source amplifier eading: Chap. 7. 7.7. EE05 Spring 008 ecture 8, Slide Prof. Wu, UC Berkeley Common Source Stage λ =
More informationECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION
ECE-343 Test : Feb 0, 00 6:00-8:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z
More informationLecture 12 CMOS Delay & Transient Response
EE 471: Transport Phenomena in Solid State Devices Spring 2018 Lecture 12 CMOS Delay & Transient Response Bryan Ackland Department of Electrical and Computer Engineering Stevens Institute of Technology
More informationEconomics 101. Lecture 7 - Monopoly and Oligopoly
Economics 0 Lecture 7 - Monooly and Oligooly Production Equilibrium After having exlored Walrasian equilibria with roduction in the Robinson Crusoe economy, we will now ste in to a more general setting.
More informationFig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)
1 Introduction to Transistor-Level Logic Circuits 1 By Prawat Nagvajara At the transistor level of logic circuits, transistors operate as switches with the logic variables controlling the open or closed
More informationDigital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The July 30, 2002 1 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationUniversity of Toronto. Final Exam
University of Toronto Final Exam Date - Dec 16, 013 Duration:.5 hrs ECE331 Electronic Circuits Lecturer - D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last
More informationECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution
ECE-342 Test 3: Nov 30, 2010 6:00-8:00, Closed Book Name : Solution All solutions must provide units as appropriate. Unless otherwise stated, assume T = 300 K. 1. (25 pts) Consider the amplifier shown
More informationMicroelectronics Main CMOS design rules & basic circuits
GBM8320 Dispositifs médicaux intelligents Microelectronics Main CMOS design rules & basic circuits Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim mohamad.sawan@polymtl.ca M5418 6 & 7 September
More informationJohn Weatherwax. Analysis of Parallel Depth First Search Algorithms
Sulementary Discussions and Solutions to Selected Problems in: Introduction to Parallel Comuting by Viin Kumar, Ananth Grama, Anshul Guta, & George Karyis John Weatherwax Chater 8 Analysis of Parallel
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationMICROELECTRONIC CIRCUIT DESIGN Second Edition
MICROELECTRONIC CIRCUIT DESIGN Second Edition Richard C. Jaeger and Travis N. Blalock Answers to Selected Problems Updated 10/23/06 Chapter 1 1.3 1.52 years, 5.06 years 1.5 2.00 years, 6.65 years 1.8 113
More informationand V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )
ECE 4420 Spring 2005 Page 1 FINAL EXAMINATION NAME SCORE /100 Problem 1O 2 3 4 5 6 7 Sum Points INSTRUCTIONS: This exam is closed book. You are permitted four sheets of notes (three of which are your sheets
More informationRadial Basis Function Networks: Algorithms
Radial Basis Function Networks: Algorithms Introduction to Neural Networks : Lecture 13 John A. Bullinaria, 2004 1. The RBF Maing 2. The RBF Network Architecture 3. Comutational Power of RBF Networks 4.
More informationSUPPLEMENTARY INFORMATION
Hihly efficient ate-tunable photocurrent eneration in vertical heterostructures of layered materials Woo Jon Yu, Yuan Liu, Hailon Zhou, Anxian Yin, Zhen Li, Yu Huan, and Xianfen Duan. Schematic illustration
More informationEE105 - Fall 2006 Microelectronic Devices and Circuits. Some Administrative Issues
EE105 - Fall 006 Microelectronic evices and Circuits Prof. Jan M. Rabaey (jan@eecs Lecture 8: MOS Small Signal Model Some Administrative Issues REIEW Session Next Week Tu Sept 6 6:00-7:30pm; 060 alley
More informationOn High-order Model Regularization for Constrained Optimization
On Hih-order Model Reularization for Constrained Otimization José Mario Martínez February 7, 207 Abstract In two recent aers reularization methods based on Taylor olynomial models for minimization were
More informationECE 546 Lecture 10 MOS Transistors
ECE 546 Lecture 10 MOS Transistors Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu NMOS Transistor NMOS Transistor N-Channel MOSFET Built on p-type
More information