Digital Integrated Circuits
|
|
- Giles Horton
- 5 years ago
- Views:
Transcription
1 Digital Integrated ircuits YuZhuo Fu Office location:47 room WeiDianZi building,no 800 Donghuan road,minhang amus Introduction Digital I
2 3.MOS Inverter Introduction Digital I
3 outline MOS at a glance MOS static behavior MOS dynamic behavior Power, Energy, and Energy Delay Persective tech. Digital I 3
4 MOS dynamic characteristic MOS caacitances mosaic MOS roagation delay Otimizing inverter sizing Digital I 4
5 ircuit Under Design V DD V DD M M4 V in V out V out M M3 This two-inverter circuit will be manufactured in a twin-well rocess. Digital I 5
6 MOS Inverter: Transient Resonse V DD t H = f(r on. ) = 0.69 R on V out V out ln(0.5) R on V DD V in = V DD R on t Digital I 6
7 MOS caacitance mosaic Wire caacitance Junction(diffusion) caacitance Gate caacitance Most of them are nonlinear functions! Digital I 7
8 omuting the aacitances V DD V DD PMOS V DD V in gd M db V out g4 M4 V out In. m =l Out Metal M db w Interconnect g3 M3 Polysilicon Fanout NMOS GND Simlified Model V in V out Digital I 8
9 aacitance model GS GD GB SB DB GSO GDO GB Sdiff Ddiff GS GD S GS SB G GB GD DB D B Digital I 9
10 The Miller Effect D V gd V out V out D V V in D V gd M D V V in M A caacitor exeriencing identical but oosite voltage swings at both its terminals can be relaced by a caacitor to ground, whose value is two times the original value. Digital I 0
11 Diffusion caacitances eq = K eq j0 K eq = (V high -Φ - V m 0 low [(Φ )(- m) 0 - V high ) -m - (Φ 0 - V low ) -m ] Digital I Slide
12 Miller effect Digital I
13 omuting the aacitances J JSW ox (ff/um ) o (ff/um) j (ff/um ) mj Φ b (V) jsw (ff/um) Mjsw NMOS PMOS Φbsw (V) DG0 W/ AD(um ) PD(um) AS(um ) PS(um) NMOS 3/ PMOS 9/ Digital I 3
14 omuting the aacitances PMOS V DD AD=4*4+3*=6+3=9λ PD= =5λ In Out. m =l Metal Polysilicon NMOS GND Digital I Slide 4
15 omuting the aacitances Vhigh=-.5V,Vlow=-.5V[NMOS,{.5V->.5V} H] Bottom late:keqn(m=0.5,φ0=0.9)=0.57 Sidewall:Keqwn(m=0.44,Φ0=0.9)=0.6 Vlow=0V,Vhigh=-.5V [NMOS,{0V->.5V}H] Bottom late:keqn(m=0.5,φ0=0.9)=0.79 Sidewall:Keqwn(m=0.44,Φ0=0.9)=0.8 Vhigh=-.5V,Vlow=0V [PMOS,{.5V->.5V}H] Bottom late:keq(m=0.48,φ0=0.9)=0.79 Sidewall:Keqw(m=0.3,Φ0=0.9)=0.86 Vhigh=-.5V,Vlow=-.5V [PMOS,{0V->.5V}H] Bottom late:keq(m=0.48,φ0=0.9)=0.59 Sidewall:Keqw(m=0.3,Φ0=0.9)=0.7 Digital I 5
16 omuting the aacitances caacitor exression Value(fF) (H->) gd GD0n*Wn gd GD0*W db KeqnADnJ+KeqwnPDnJSW db KeqnADnJ+KeqwnPDnJSW.5.5 g3 (GD0n+GSOn)Wn+oxWnn g4 (GD0+GSO)W+oxW.8.8 w Value(fF) (->H) Digital I 6
17 omuting it more simle by estimation Introduction Digital I Slide 7
18 aacitance Any two conductors searated by an insulator have caacitance Gate to channel caacitor is very imortant reates channel charge necessary for oeration Source and drain have caacitance to body Across reverse-biased diodes alled diffusion caacitance because it is associated with source/drain diffusion Digital I Slide 8
19 Gate aacitance Aroximate channel as connected to source gs = e ox W/t ox = ox W = ermicron W ermicron is tyically about ff/mm olysilicon gate W t ox n+ n+ -tye body SiO gate oxide (good insulator, e ox = 3.9e 0 ) Digital I Slide 9
20 Diffusion aacitance sb, db Undesirable, called arasitic caacitance aacitance deends on area and erimeter Use small diffusion nodes omarable to g for contacted diff ½ g for uncontacted Varies with rocess Digital I Slide 0
21 Effective Resistance Shockley models have limited value Not accurate enough for modern transistors Too comlicated for much hand analysis Simlification: treat transistor as resistor Relace I ds (V ds, V gs ) with effective resistance R I ds = V ds /R R averaged across switching of digital gate Too inaccurate to redict current at any given time But good enough to redict R delay Digital I Slide
22 R Delay Model Use equivalent circuits for MOS transistors Ideal switch + caacitance and ON resistance Unit nmos has resistance R, caacitance Unit MOS has resistance R, caacitance aacitance roortional to width Resistance inversely roortional to width g d k s g d R/k k s k k g d k s g s k R/k k k d Digital I Slide
23 Reason of R I DSAT = k ' W (V GT V DSAT - V DSAT ) Digital I Slide 3
24 R Values aacitance = g = s = d = ff/mm of gate width Values similar across many rocesses Resistance R 6 KW*mm in 0.6um rocess Imroves with shorter channel lengths Unit transistors May refer to minimum contacted device (4/ l) Or maybe mm wide device Doesn t matter as long as you are consistent Digital I Slide 4
25 Inverter Delay Estimate Estimate the delay of a fanout-of- inverter A Y Digital I Slide 5
26 Inverter Delay Estimate Estimate the delay of a fanout-of- inverter R A Y R Y Digital I Slide 6
27 Inverter Delay Estimate Estimate the delay of a fanout-of- inverter R A Y R Y R Digital I Slide 7
28 Inverter Delay Estimate Estimate the delay of a fanout-of- inverter R A Y R Y R d = 6R Digital I Slide 8
29 MOS dynamic characteristic MOS caacitances mosaic MOS roagation delay Otimizing inverter sizing Digital I 9
30 Inverter Transient Resonse t H t f V in t H t (sec) From simulation: t H = 39.9 sec and t r x 0-0 t H = 3.7 sec V DD =.5V 0.5mm W/ n =.5 W/ = 4.5 R eqn = 3 kw (.5) R eq = 3 kw ( 4.5) t H = 36 sec t H = 9 sec so t = 3.5 sec Digital I
31 Proagation delay: first order analysis Proagation delay model of R R I eq sat VO VOH v VOH / VO v v dv 3V DD 7 (- V v v I ( lv ) 4I 9 l ( W ) n v sat k ' n V DSAT n ( V DD -V T n DSAT V - n DSAT Assuming transistor as saturation n ) DD ) Digital I 3
32 Digital I 33 Proagation delay: first order analysis Proagation delay model of R DSAT DD eq H I V R t ) V ( * ) ln( DD l DSATn DD eqn H I V R t ) V ( * ) ln( DD l ) /) - ( '* * /) - ( '* * ( 0.5* )* *( * 0.69*0.75/ 0.69* n n n n DSAT GT DSAT DSAT GT DSAT n n DD dsat dsatn DD eq eqn H H V V V k W V V V k W V I I V R R t t t
33 Inverter Proagation Delay, Revisited To see how a designer can otimize the delay of a gate have to exand the R eq in the delay equation t H = 0.69 R eqn = 0.69 (3/4 ( V DD )/I DSATn ) V DD (V) 0.5 / (W/ n k n V DSATn ) Digital I
34 Design techniques for minimized roagation delay Reduce Kee the drain diffusion areas as small as ossible Increase the W/ ratio of the transistor Increase V dd t H ( W ) n k 0.5* ' n V DSAT n ( lv DD ) Digital I 35
35 Design for Performance Reduce internal diffusion caacitance of the gate itself kee the drain diffusion as small as ossible interconnect caacitance fanout Increase W/ ratio of the transistor the most owerful and effective erformance otimization tool in the hands of the designer watch out for self-loading! when the intrinsic caacitance dominates the extrinsic load Increase VDD can trade-off energy for erformance increasing VDD above a certain level yields only very minimal imrovements Digital I
36 Define NMOS-to-PMOS ratio t t H H ln( ) R eq n ln( ) R eq ( W ) ( W ) ' n kn ' k DSAT n In order to create an inverter with a symmetrical roagate delays Also create symmetrical VT V V DSAT ( W ) ( W ) n R eq k ' R V k eq ' n V DSAT n DSAT ( V β =.4 which Rn=R! n VDSAT n ( VM VTn ) V VM VT DD ( W ) ( W ) n k k ' n ' V V DSAT DSAT n DSAT ) Digital I 37
37 t (sec) Which oint is otimal delay? 5 x t H t H t H ln( ) R eq ( W ) ' k V DSAT t 4 t H ln( ) Req n ( W ) ' n kn V DSAT n 3.5 b = W /W n b Digital I 38
38 Which oint is otimal delay? ( W b d n ) d ( W ) n g n V DD g w ( b )( d n gn V DD ) w V in gd M db V out g 4 M 4 V out M db w Interconnect g 3 M 3 t t H t H 0.345(( b )( ln d n (( b )( g n ) d w n ) R eq n g n ( ) ) b )( R Digital I 39 w eq n R eq b )
39 Which oint is otimal delay? t 0 b [ 0.345(( b )( d n gn b ) w ) R eq n ( )] b 0 b ( dn w gn ) 3 3 Vdd.5V 0.5 um.54 This r is different from before! It is the resistor rate of the NMOS and PMOS Digital I 40
40 Summary of ratio Beta=.6, we have minimum delay Beta=.4, we have equal delay t hl =t lh Beta=3.5, we have V M =V dd / Digital I 4
41 MOS dynamic characteristic MOS caacitances mosaic MOS roagation delay Otimizing inverter sizing Digital I 4
42 Increasing inverter erformance by sizing the NMOS and PMOS t 0.69R 0.69( R 0.69t ref eq ( int S)( S t 0 iref ext S ) )( ext iref 0.69R ext eq S int iref ( ) If load ext int ) If no load S>>0 will eliminate the imact of any external load Intrinsic delay is indeendent of the sizing of the gate Digital I 43
43 t (sec) Device Sizing 3.8 x (for fixed load) Examle 5.5 Self-loading effect: Intrinsic caacitances dominate S Digital I 44
44 Inverter hain In Out If is given: - How many stages are needed to minimize the delay? - How to size the inverters? Digital I 45
45 Inverter Delay Minimum length devices, =0.5mm, Assume that for W P = W N =W same ull-u and ull-down currents arox. equal resistances R N = R P arox. equal rise t H and fall t H delays Analyze as an R network R P R unit W W P unit W R N unit W unit R N R W W W Delay (D): t H = (ln ) R N t H = (ln ) R P W oad for the next stage: gin 3 unit W unit Digital I 46
46 Inverter with oad Delay R W R W oad ( ) t = k R W k is a constant, equal to 0.69 Assumtions: no load -> zero delay W unit = Digital I 47
47 Inverter with oad P = unit W Delay W int N = unit oad Delay = kr W ( int + ) = kr W int + kr W = Delay (Internal) + Delay (oad)= kr W int (+ / int ) Digital I 48
48 Delay Formula Delay ~ R W int t kr W int / t f / int 0 int = gin with f = / gin - effective fanout R = R unit /W ; int =W unit t 0 = 0.69R unit unit Digital I 49
49 Aly to Inverter hain In Out N t = t + t + + t N t t j ~ R unit unit gin, j gin, N i N gin, j t j t, 0, gin, N j gin, j j Digital I 50
50 Otimal Taering for Given N Delay equation has N - unknowns, gin, gin,n Minimize the delay, find N - artial derivatives Result: gin,j+ / gin,j = gin,j / gin,j- Size of each stage is the geometric mean of two neighbors gin, j gin, j gin, j each stage has the same effective fanout ( out / in ) each stage has the same delay Digital I 5
51 Otimum size for fixed Number of Stages When each stage is sized by f and has same eff. fanout f: Effective fanout of each stage: f N F f N F / gin, Minimum ath delay t Nt 0 N F / Digital I 5
52 Examle In f f Out = 8 / has to be evenly distributed across N = 3 stages: f 3 8 / has to be evenly distributed across N = 4 stages: f 4 8? Digital I 53
53 Otimum Number of Stages For a given load, and given inut caacitance in Find otimal sizing f t Nt ln F ln f / N F / t f 0 0 t f F t 0 ln F ln For = 0, f = e, N = lnf in f N f in with ln f N f f ln ln 0 F f e f Digital I 54
54 Otimum Effective Fanout f Otimum f for given rocess defined by f e f f ot = 3.6[4] for = Digital I 55
55 Imact of Self-oading on t No Self-oading, =0 With Self-oading = u/ln(u) 40.0 x=0,000 x= x=00 x= u Digital I 56
56 Normalized delay function of F f = N F, N = ln F ln f = ln F ln 3.6 = 0.78ln F t = Nt 0 ( ) N + F / γ = 0.78ln F(+3.6) = 3.6ln F F unbuffered Two stages Inverter chain Digital I 57
57 Buffer Design N f t Digital I 58
58 More general examle t = Nt0 ( ) + f / γ 4 F = f = 4 = 3 4 = 6 3 = 3 3 = f 3 = in 3 3 out 3 = 6 3 f 3 = f = = = 4 f 3 = 4* = 3 6 Digital I Slide 59
59 Design hallenge A gate is never designed in isolation: its erformance is affected by both the fan-out and the driving strength of the gate(s) feeding its inuts. t i = t Digital I ( 0.5) Kee signal rise times smaller than or equal to the gate roagation delays good for erformance good for ower consumtion i ste + ηt Keeing rise and fall times of the signals small and of arox. equal values is one of the major challenges in high-erformance designs(sloe engineering.) i- ste
60 Inut Signal Rise/Fall Time In reality, the inut signal changes gradually (and both PMOS and NMOS conduct for a brief time). This affects the current available for charging/discharging and imacts roagation delay. t increases linearly with increasing inut sloe, t s, once t s > t t s is due to the limited driving caability of the receding gate x 0 - t s (sec) for a minimum-size inverter with a fanout of a single gate x 0 - Digital I
61 Rising-fall time of the inut signal t i = t i ste + ηt i- ste Note: t increases linearly with increasing inut sloe,once t s >t (t s =0) in out 3 Digital I Slide 6
Digital Integrated Circuits
Digial Inegraed ircuis YuZhuo Fu conac:fuyuzhuo@ic.sju.edu.cn Office locaion:47 room WeiDianZi building,no 800 Donghuan road,minhang amus Inroducion Digial I 3.MOS Inverer Inroducion Digial I ouline MOS
More informationThe CMOS Inverter: A First Glance
The CMOS Inverter: A First Glance V DD S D V in V out C L D S CMOS Inverter N Well V DD V DD PMOS 2λ PMOS Contacts In Out In Out Metal 1 NMOS Polysilicon NMOS GND CMOS Inverter: Steady State Response V
More informationThe CMOS Inverter: A First Glance
The CMOS Inverter: A First Glance V DD V in V out C L CMOS Properties Full rail-to-rail swing Symmetrical VTC Propagation delay function of load capacitance and resistance of transistors No static power
More informationIntroduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline
Introduction to MOS VLSI Design hapter : MOS Transistor Theory copyright@david Harris, 004 Updated by Li hen, 010 Outline Introduction MOS apacitor nmos IV haracteristics pmos IV haracteristics Gate and
More informationThe Inverter. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Inverter Revised from Digital Integrated Circuits, Jan M. Rabaey el, 2003 Propagation Delay CMOS
More informationMOS Transistor Theory
MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors
More informationDigital Microelectronic Circuits ( )
Digital Microelectronic ircuits (361-1-3021 ) Presented by: Dr. Alex Fish Lecture 5: Parasitic apacitance and Driving a Load 1 Motivation Thus far, we have learned how to model our essential building block,
More informationLecture 4: CMOS Transistor Theory
Introduction to CMOS VLSI Design Lecture 4: CMOS Transistor Theory David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Outline q Introduction q MOS Capacitor q
More informationChapter 5. The Inverter. V1. April 10, 03 V1.1 April 25, 03 V2.1 Nov Inverter
Chapter 5 The Inverter V1. April 10, 03 V1.1 April 25, 03 V2.1 Nov.12 03 Objective of This Chapter Use Inverter to know basic CMOS Circuits Operations Watch for performance Index such as Speed (Delay calculation)
More informationCOMP 103. Lecture 10. Inverter Dynamics: The Quest for Performance. Section 5.4.2, What is this lecture+ about? PERFORMANCE
COMP 103 Lecture 10 Inverter Dynamics: The Quest for Performance Section 5.4.2, 5.4.3 [All lecture notes are adapted from Mary Jane Irwin, Penn State, which were adapted from Rabaey s Digital Integrated
More informationVLSI Design Issues. ECE 410, Prof. F. Salem/Prof. A. Mason notes update
VLSI Design Issues Scaling/Moore s Law has limits due to the hysics of material. Now L (L=20nm??) affects tx delays (seed), noise, heat (ower consumtion) Scaling increases density of txs and requires more
More informationPractice 3: Semiconductors
Practice 3: Semiconductors Digital Electronic Circuits Semester A 2012 VLSI Fabrication Process VLSI Very Large Scale Integration The ability to fabricate many devices on a single substrate within a given
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 14 The CMOS Inverter: dynamic behavior (sizing, inverter
More informationMOS Transistor I-V Characteristics and Parasitics
ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes
More informationLecture 3: CMOS Transistor Theory
Lecture 3: CMOS Transistor Theory Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V Characteristics Gate and Diffusion Capacitance 2 Introduction So far, we have treated transistors
More informationDigital Integrated Circuits 2nd Inverter
Digital Integrated Circuits The Inverter The CMOS Inverter V DD Analysis Inverter complex gate Cost V in V out complexity & Area Integrity and robustness C L Static behavior Performance Dynamic response
More informationEE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing
EE115C Winter 2017 Digital Electronic Circuits Lecture 3: MOS RC Model, CMOS Manufacturing Agenda MOS Transistor: RC Model (pp. 104-113) S R on D CMOS Manufacturing Process (pp. 36-46) S S C GS G G C GD
More informationThe Physical Structure (NMOS)
The Physical Structure (NMOS) Al SiO2 Field Oxide Gate oxide S n+ Polysilicon Gate Al SiO2 SiO2 D n+ L channel P Substrate Field Oxide contact Metal (S) n+ (G) L W n+ (D) Poly 1 Transistor Resistance Two
More informationP-MOS Device and CMOS Inverters
Lecture 23 P-MOS Device and CMOS Inverters A) P-MOS Device Structure and Oeration B) Relation of Current to t OX, µ V LIMIT C) CMOS Device Equations and Use D) CMOS Inverter V OUT vs. V IN E) CMOS Short
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationTHE INVERTER. Inverter
THE INVERTER DIGITAL GATES Fundamental Parameters Functionality Reliability, Robustness Area Performance» Speed (delay)» Power Consumption» Energy Noise in Digital Integrated Circuits v(t) V DD i(t) (a)
More informationCMPEN 411 VLSI Digital Circuits. Lecture 04: CMOS Inverter (static view)
CMPEN 411 VLSI Digital Circuits Lecture 04: CMOS Inverter (static view) Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN
More informationLecture 4: CMOS review & Dynamic Logic
Lecture 4: CMOS review & Dynamic Logic Reading: ch5, ch6 Overview CMOS basics Power and energy in CMOS Dynamic logic 1 CMOS Properties Full rail-to-rail swing high noise margins Logic levels not dependent
More informationENEE 359a Digital VLSI Design
SLIDE 1 ENEE 359a Digital VLSI Design & Logical Effort Prof. blj@ece.umd.edu Credit where credit is due: Slides contain original artwork ( Jacob 2004) as well as material taken liberally from Irwin & Vijay
More informationLecture 6: DC & Transient Response
Lecture 6: DC & Transient Response Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline Pass Transistors DC Response Logic Levels and Noise Margins
More informationUNIVERSITY OF CALIFORNIA
UNIERSITY OF CAIFORNIA College of Engineering Deartment of Electrical Engineering and Comuter Sciences Fall 006 Borivoje Nikolic Homework #4 Solution EECS 4 Problem A This is a PMOS device. Negative gate-source,
More informationLecture 12 CMOS Delay & Transient Response
EE 471: Transport Phenomena in Solid State Devices Spring 2018 Lecture 12 CMOS Delay & Transient Response Bryan Ackland Department of Electrical and Computer Engineering Stevens Institute of Technology
More informationEECS 141: FALL 05 MIDTERM 1
University of California College of Engineering Department of Electrical Engineering and Computer Sciences D. Markovic TuTh 11-1:3 Thursday, October 6, 6:3-8:pm EECS 141: FALL 5 MIDTERM 1 NAME Last SOLUTION
More informationLecture 5: DC & Transient Response
Lecture 5: DC & Transient Response Outline q Pass Transistors q DC Response q Logic Levels and Noise Margins q Transient Response q RC Delay Models q Delay Estimation 2 Activity 1) If the width of a transistor
More informationCMOS Inverter (static view)
Review: Design Abstraction Levels SYSTEM CMOS Inverter (static view) + MODULE GATE [Adapted from Chapter 5. 5.3 CIRCUIT of G DEVICE Rabaey s Digital Integrated Circuits,, J. Rabaey et al.] S D Review:
More informationLecture 5: CMOS Transistor Theory
Lecture 5: CMOS Transistor Theory Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline q q q q q q q Introduction MOS Capacitor nmos I-V Characteristics
More informationDigital Integrated Circuits
Chapter 6 The CMOS Inverter 1 Contents Introduction (MOST models) 0, 1 st, 2 nd order The CMOS inverter : The static behavior: o DC transfer characteristics, o Short-circuit current The CMOS inverter :
More information5.0 CMOS Inverter. W.Kucewicz VLSICirciuit Design 1
5.0 CMOS Inverter W.Kucewicz VLSICirciuit Design 1 Properties Switching Threshold Dynamic Behaviour Capacitance Propagation Delay nmos/pmos Ratio Power Consumption Contents W.Kucewicz VLSICirciuit Design
More informationMOS Transistor Theory
CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS
More informationLecture 5: DC & Transient Response
Lecture 5: DC & Transient Response Outline Pass Transistors DC Response Logic Levels and Noise Margins Transient Response RC Delay Models Delay Estimation 2 Pass Transistors We have assumed source is grounded
More informationCheck course home page periodically for announcements. Homework 2 is due TODAY by 5pm In 240 Cory
EE141 Fall 005 Lecture 6 MOS Capacitances, Propagation elay Important! Check course home page periodically for announcements Homework is due TOAY by 5pm In 40 Cory Homework 3 will be posted TOAY ue Thursday
More informationENGR890 Digital VLSI Design Fall Lecture 4: CMOS Inverter (static view)
ENGR89 Digital VLSI Design Fall 5 Lecture 4: CMOS Inverter (static view) [Adapted from Chapter 5 of Digital Integrated Circuits, 3, J. Rabaey et al.] [Also borrowed from Vijay Narayanan and Mary Jane Irwin]
More information! MOS Capacitances. " Extrinsic. " Intrinsic. ! Lumped Capacitance Model. ! First Order Capacitor Summary. ! Capacitance Implications
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 7: February, 07 MOS SPICE Models, MOS Parasitic Details Lecture Outline! MOS Capacitances " Extrinsic " Intrinsic! Lumped Capacitance Model!
More informationEE5780 Advanced VLSI CAD
EE5780 Advanced VLSI CAD Lecture 4 DC and Transient Responses, Circuit Delays Zhuo Feng 4.1 Outline Pass Transistors DC Response Logic Levels and Noise Margins Transient Response RC Delay Models Delay
More informationDigital Microelectronic Circuits ( ) The CMOS Inverter. Lecture 4: Presented by: Adam Teman
Digital Microelectronic Circuits (361-1-301 ) Presented by: Adam Teman Lecture 4: The CMOS Inverter 1 Last Lectures Moore s Law Terminology» Static Properties» Dynamic Properties» Power The MOSFET Transistor»
More informationUniversity of Pennsylvania Department of Electrical Engineering. ESE 570 Midterm Exam March 14, 2013 FORMULAS AND DATA
University of Pennsylvania Department of Electrical Engineering ESE 570 Midterm Exam March 4, 03 FORMULAS AND DATA. PHYSICAL CONSTANTS: n i = intrinsic concentration undoped) silicon =.45 x 0 0 cm -3 @
More informationESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals
University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals ESE570, Spring 2018 Final Monday, Apr 0 5 Problems with point weightings shown.
More informationAnnouncements. EE141- Fall 2002 Lecture 7. MOS Capacitances Inverter Delay Power
- Fall 2002 Lecture 7 MOS Capacitances Inverter Delay Power Announcements Wednesday 12-3pm lab cancelled Lab 4 this week Homework 2 due today at 5pm Homework 3 posted tonight Today s lecture MOS capacitances
More informationDC and Transient. Courtesy of Dr. Daehyun Dr. Dr. Shmuel and Dr.
DC and Transient Courtesy of Dr. Daehyun Lim@WSU, Dr. Harris@HMC, Dr. Shmuel Wimer@BIU and Dr. Choi@PSU http://csce.uark.edu +1 (479) 575-604 yrpeng@uark.edu Pass Transistors We have assumed source is
More informationMOS Transistor Properties Review
MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO
More informationFig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)
1 Introduction to Transistor-Level Logic Circuits 1 By Prawat Nagvajara At the transistor level of logic circuits, transistors operate as switches with the logic variables controlling the open or closed
More informationCMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance
CMOS INVERTER Last Lecture Metrics for qualifying digital circuits»cost» Reliability» Speed (delay)»performance 1 Today s lecture The CMOS inverter at a glance An MOS transistor model for manual analysis
More informationVLSI Design The MOS Transistor
VLSI Design The MOS Transistor Frank Sill Torres Universidade Federal de Minas Gerais (UFMG), Brazil VLSI Design: CMOS Technology 1 Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V
More informationDC and Transient Responses (i.e. delay) (some comments on power too!)
DC and Transient Responses (i.e. delay) (some comments on power too!) Michael Niemier (Some slides based on lecture notes by David Harris) 1 Lecture 02 - CMOS Transistor Theory & the Effects of Scaling
More informationEEC 118 Lecture #5: CMOS Inverter AC Characteristics. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 8 Lecture #5: CMOS Inverter AC Characteristics Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Acknowledgments Slides due to Rajit Manohar from ECE 547 Advanced
More informationEE141-Fall 2009 Digital Integrated Circuits. Inverter Chain. Careful about Optimization Problems. Announcements
EE-Fall 09 Digital tegrated ircuits verter ha ecture 6 verter Delay Otimization For some given : How many stages are needed to mimize delay? How to size the verters? Anyone want to guess the solution?
More informationCMPEN 411 VLSI Digital Circuits Spring 2012
CMPEN 411 VLSI Digital Circuits Spring 2012 Lecture 09: Resistance & Inverter Dynamic View [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic]
More informationCMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor
CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1
More informationVLSI Design and Simulation
VLSI Design and Simulation Performance Characterization Topics Performance Characterization Resistance Estimation Capacitance Estimation Inductance Estimation Performance Characterization Inverter Voltage
More informationCharacterizing the Behavior of a Probabilistic CMOS Switch Through Analytical Models and Its Verification Through Simulations
Characterizing the Behavior of a Probabilistic CMOS Switch Through Analytical Models and Its Verification Through Simulations PINAR KORKMAZ, BILGE E. S. AKGUL and KRISHNA V. PALEM Georgia Institute of
More informationToday s lecture. EE141- Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model
- Spring 003 Lecture 4 Design Rules CMOS Inverter MOS Transistor Model Today s lecture Design Rules The CMOS inverter at a glance An MOS transistor model for manual analysis Important! Labs start next
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationEEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 118 Lecture #2: MOSFET Structure and Basic Operation Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Announcements Lab 1 this week, report due next week Bring
More informationChapter 2 CMOS Transistor Theory. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan
Chapter 2 CMOS Transistor Theory Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Introduction MOS Device Design Equation Pass Transistor Jin-Fu Li, EE,
More informationDelay and Power Estimation
EEN454 Digital Integrated ircuit Design Delay and Power Estimation EEN 454 Delay Estimation We would like to be able to easily estimate delay Not as accurate as simulation But make it easier to ask What
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 7: February 4, 2016 MOS SPICE Models, MOS Parasitic Details Lecture Outline! MOS Capacitances " Extrinsic " Intrinsic! Lumped Capacitance
More informationThe Devices: MOS Transistors
The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor
More informationEEC 116 Lecture #3: CMOS Inverters MOS Scaling. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 116 Lecture #3: CMOS Inverters MOS Scaling Rajeevan Amirtharajah University of California, Davis Jeff Parhurst Intel Corporation Outline Review: Inverter Transfer Characteristics Lecture 3: Noise Margins,
More informationEE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region
EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel
More informationDesign Constraint for Fine Grain Supply Voltage Control LSI
ASP-DAC 211 Designer s Forum Session 8D-3: State-of-The-Art SoCs and Design Methodologies Design Constraint for Fine Grain Suly Voltage Control LSI January 28, 211 Atsuki Inoue Platform Technologies Laboratories
More informationDynamic operation 20
Dynamic operation 20 A simple model for the propagation delay Symmetric inverter (rise and fall delays are identical) otal capacitance is linear t p Minimum length devices R W C L t = 0.69R C = p W L 0.69
More informationECE 497 JS Lecture - 12 Device Technologies
ECE 497 JS Lecture - 12 Device Technologies Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 NMOS Transistor 2 ρ Source channel charge density
More informationAnnouncements. EE141- Spring 2003 Lecture 8. Power Inverter Chain
- Spring 2003 Lecture 8 Power Inverter Chain Announcements Homework 3 due today. Homework 4 will be posted later today. Special office hours from :30-3pm at BWRC (in lieu of Tuesday) Today s lecture Power
More informationLecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson
Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics Lena Peterson 2015-10-13 Outline (1) Why is the CMOS inverter gain not infinite? Large-signal
More informationCHAPTER 15 CMOS DIGITAL LOGIC CIRCUITS
CHAPTER 5 CMOS DIGITAL LOGIC CIRCUITS Chapter Outline 5. CMOS Logic Gate Circuits 5. Digital Logic Inverters 5.3 The CMOS Inverter 5.4 Dynamic Operation of the CMOS Inverter 5.5 Transistor Sizing 5.6 Power
More informationMOS Device Modeling. C.K. Ken Yang UCLA Courtesy of Agilent eesoft EE 215B
MOS Device Modeling C.K. Ken Yang UCLA yangck@ucla.edu Courtesy of Agilent eesoft 1 Overview Reading Rabaey 3.3 W&H 2.2-2.4 Overview This class will look at the iv and CV characteristics of an MOS device
More informationECE 438: Digital Integrated Circuits Assignment #4 Solution The Inverter
ECE 438: Digital Integrated Circuits Assignment #4 The Inverter Text: Chapter 5, Digital Integrated Circuits 2 nd Ed, Rabaey 1) Consider the CMOS inverter circuit in Figure P1 with the following parameters.
More informationHomework #2 10/6/2016. C int = C g, where 1 t p = t p0 (1 + C ext / C g ) = t p0 (1 + f/ ) f = C ext /C g is the effective fanout
0/6/06 Homework # Lecture 8, 9: Sizing and Layout of omplex MOS Gates Reading: hapter 4, sections 4.3-4.5 October 3 & 5, 06 hapter, section.5.5 Prof. R. Iris ahar Weste & Harris vailable on course webpage
More informationThe Devices. Devices
The The MOS Transistor Gate Oxyde Gate Source n+ Polysilicon Drain n+ Field-Oxyde (SiO 2 ) p-substrate p+ stopper Bulk Contact CROSS-SECTION of NMOS Transistor Cross-Section of CMOS Technology MOS transistors
More informationMOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA
MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the Field-Effect Transistor! Julius Lilienfeld filed a patent describing
More informationESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals
University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals ESE570, Spring 2016 Final Friday, May 6 5 Problems with point weightings shown.
More informationUNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF ALIFORNIA, BERELEY ollege of Egieerig Deartmet of Electrical Egieerig ad omuter Scieces Ja M. Rabaey Homework #5 EES 4 SP0) [PROBLEM Elmore Delay 30ts) Due Friday, March 5, 5m, box i 40 ory
More informationMOSFET and CMOS Gate. Copy Right by Wentai Liu
MOSFET and CMOS Gate CMOS Inverter DC Analysis - Voltage Transfer Curve (VTC) Find (1) (2) (3) (4) (5) (6) V OH min, V V OL min, V V IH min, V V IL min, V OHmax OLmax IHmax ILmax NM L = V ILmax V OL max
More information! Inverter Power. ! Dynamic Characteristics. " Delay ! P = I V. ! Tricky part: " Understanding I. " (pairing with correct V) ! Dynamic current flow:
ESE 570: Digital Integrated ircuits and LSI Fundamentals Lecture Outline! Inverter Power! Dynamic haracteristics Lec 10: February 15, 2018 MOS Inverter: Dynamic haracteristics " Delay 3 Power Inverter
More informationVLSI GATE LEVEL DESIGN UNIT - III P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT
VLSI UNIT - III GATE LEVEL DESIGN P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) contents GATE LEVEL DESIGN : Logic Gates and Other complex gates, Switch logic, Alternate gate circuits, Time Delays, Driving large
More informationProperties of CMOS Gates Snapshot
MOS logic 1 Properties of MOS Gates Snapshot High noise margins: V OH and V OL are at V DD and GND, respectively. No static power consumption: There never exists a direct path between V DD and V SS (GND)
More informationECE 342 Electronic Circuits. 3. MOS Transistors
ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More informationB.Supmonchai July 5th, q Quantification of Design Metrics of an inverter. q Optimization of an inverter design. B.Supmonchai Why CMOS Inverter?
July 5th, 4 Goals of This Chapter Quantification of Design Metrics of an inverter Static (or Steady-State) Behavior Chapter 5 CMOS Inverter Boonchuay Supmonchai Integrated Design Application Research (IDAR)
More informationEE 466/586 VLSI Design. Partha Pande School of EECS Washington State University
EE 466/586 VLSI Design Partha Pande School of EECS Washington State University pande@eecs.wsu.edu Lecture 9 Propagation delay Power and delay Tradeoffs Follow board notes Propagation Delay Switching Time
More informationECE 342 Solid State Devices & Circuits 4. CMOS
ECE 34 Solid State Devices & Circuits 4. CMOS Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 34 Jose Schutt Aine 1 Digital Circuits V IH : Input
More informationESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals
University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals ESE570, Spring 017 Final Wednesday, May 3 4 Problems with point weightings shown.
More informationEE105 - Fall 2005 Microelectronic Devices and Circuits
EE105 - Fall 005 Microelectronic Devices and Circuits ecture 7 MOS Transistor Announcements Homework 3, due today Homework 4 due next week ab this week Reading: Chapter 4 1 ecture Material ast lecture
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 10: February 15, 2018 MOS Inverter: Dynamic Characteristics Penn ESE 570 Spring 2018 Khanna Lecture Outline! Inverter Power! Dynamic Characteristics
More informationLecture 4: DC & Transient Response
Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response David Harris Harvey Mudd College Spring 004 Outline DC Response Logic Levels and Noise Margins Transient Response Delay Estimation Slide
More informationEEE 421 VLSI Circuits
EEE 421 CMOS Properties Full rail-to-rail swing high noise margins» Logic levels not dependent upon the relative device sizes transistors can be minimum size ratioless Always a path to V dd or GND in steady
More informationMidterm. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. Pass Transistor Logic. Restore Output.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 16: March 21, 2017 Transmission Gates, Euler Paths, Energy Basics Review Midterm! Midterm " Mean: 79.5 " Standard Dev: 14.5 2 Lecture Outline!
More informationObjective and Outline. Acknowledgement. Objective: Power Components. Outline: 1) Acknowledgements. Section 4: Power Components
Objective: Power Components Outline: 1) Acknowledgements 2) Objective and Outline 1 Acknowledgement This lecture note has been obtained from similar courses all over the world. I wish to thank all the
More informationDigital Microelectronic Circuits ( ) Ratioed Logic. Lecture 8: Presented by: Mr. Adam Teman
Digital Microelectronic ircuits (361-1-3021 ) Presented by: Mr. Adam Teman Lecture 8: atioed Logic 1 Motivation In the previous lecture, we learned about Standard MOS Digital Logic design. MOS is unquestionably
More informationChapter 4 Field-Effect Transistors
Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation
More informationLecture 6 Power Zhuo Feng. Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 2010
EE4800 CMOS Digital IC Design & Analysis Lecture 6 Power Zhuo Feng 6.1 Outline Power and Energy Dynamic Power Static Power 6.2 Power and Energy Power is drawn from a voltage source attached to the V DD
More informationDigital Integrated Circuits. The Wire * Fuyuzhuo. *Thanks for Dr.Guoyong.SHI for his slides contributed for the talk. Digital IC.
Digital Integrated Circuits The Wire * Fuyuzhuo *Thanks for Dr.Guoyong.SHI for his slides contributed for the talk Introduction The Wire transmitters receivers schematics physical 2 Interconnect Impact
More informationVLSI Design I; A. Milenkovic 1
Review Voltage wing of PT Driving an Inverter PE/EE 47, PE 57 VLI Design I L9: MO & Wire apacitances Department of Electrical and omputer Engineering University of labama in Huntsville leksandar Milenkovic
More informationVLSI Design and Simulation
VLSI Design and Simulation CMOS Inverters Topics Inverter VTC Noise Margin Static Load Inverters CMOS Inverter First-Order DC Analysis R p V OL = 0 V OH = R n =0 = CMOS Inverter: Transient Response R p
More informationECE321 Electronics I
ECE31 Electronics Lecture 1: CMOS nverter: Noise Margin & Delay Model Payman Zarkesh-Ha Office: ECE Bldg. 30B Office hours: Tuesday :00-3:00PM or by appointment E-mail: payman@ece.unm.edu Slide: 1 CMOS
More informationStatic CMOS Circuits
Static MOS ircuits l onventional (ratio-less) static MOS» overed so far l Ratio-ed logic (depletion load, pseudo nmos) l ass transistor logic ombinational vs. Sequential Logic In Logic ircuit In Logic
More information