Slides: CMOS Basics.

Size: px
Start display at page:

Download "Slides: CMOS Basics."

Transcription

1 MO Basics ysem-on-hi oluions & Archiecures Technische Universiä München Module ouline Inroducion o MO Where is MO? Wha is MO? Why is MO so aracive? How does MO work? Basics MO evice Basics aic MO Logic equenial Logic MO and FM design Power onsumion Of aic MO Logic o - MO Basics -

2 P P OA Where is MO? RAM AI µp FPGA o - MO Basics - 3 Where is MO? RAM AI µp FPGA There! o - MO Basics - 4

3 Where is MO? Garner: World-wide semiconducor revenue 00: 155 B U o - MO Basics - 5 Where isn MO? ige / GaAs ulra high seed BiMO mixed-signal high seed Biolar Analog wireless ower amlifiers recievers very high seed digial communicaions inerface elecronics mm-wave defense o - MO Basics - 6

4 MO - Wha is i? nmo MO dd n+ + n Meal (Poly-i) Oxide (io) emiconducor The hannel ye gives he refix of he ransisor o - MO Basics - 7 The in MO signals he combinaion of - and n-mofet omlemenary Why MO? Elecrical Reasons Low ower dissiaion Noise immuniy lean logic levels One suly volage ascadable io -Layer i-wafer Phoolihograhic Mask Phooresis Poly-i-Layer Eching Lihograhy Ligh Ligh aerns Phooresis Economical Reasons Easy o design Fabricaion well undersood Highly inegraeable Process oing Aoms (P or As) eosiion o - MO Basics - 8

5 How does i work? 0 - dd dd n+ + inversion dd 0 dd n+ + inversion o - MO Basics - 9 How does i work? ource () 0 gs gs ds ds =cons. 0 o - MO Basics - 10

6 How does i work? gs(1)=cons. ource () 0 gs ()=cons. gs gs - ds ds ds = gs (1)- 0 ds = gs ()- o - MO Basics - 11 How does i work? gs(1)=cons. ource () 0 gs ()=cons. gs gs () gs (1) gs - ds ds ds = gs (1)- ds = gs ()- 0 ds > gs ()- o - MO Basics - 1

7 Linear Region ource () gs x x+dx L (x) dq ds Only valid before inch-off! o - MO Basics - 13 Linear Region rain curren: 1) = ρ x v = dq v / dx Induced harge/area: ) dq = d ( gs - n - (x) ) ifferenial aaciance: 3) d / dx = G / L arrier seed: 4) v = - µ d/dx Boundary condiions: (0) =0 and (L) = ds I n L G o - MO Basics - 14

8 MOFET Basics nmo MO chemaic ymbols Gae Gae ource rain onnecions rain ource Bulk/ubsrae - () ubsrae level usually goes o (omied from now on) ubsraes are isolaed. o - MO Basics - 15 Bulk/ubsrae + ( ) MOFET olages And rain urren nmo G ecor onvenions* G MO On lower oenial ource is always On higher oenial 0 Gae-ource olage rain-ource olage rain urren 0 *Please avoid G,, G, G o - MO Basics - 16

9 MOFET Inu haracerisics G cons. 0 I G cons. 0 n off conducing conducing off o - MO Basics - 17 MOFET Ouu haracerisics cons. n G G cons. I n linear sauraion sauraion linear o - MO Basics - 18

10 MOFET Model Equaions (ah) I n ( off ) ( linear) ( sauraion) real ah n n o - MO Basics - 19 MOFET Model Equaions (ah) 0 0 ( off ) I 0 ( linear) ( sauraion) ah I real o - MO Basics - 0

11 imensioning w Ox L min W Transconducance: K L esigner s Parameer: W onflicing esign Goals: Area => W=L min eed => high W, l=l min => always use L min for digial circuis where o - MO Basics - 1 Ox 0 K Ox Technology Parameers Mobiliy µ n = x µ esigner uses W o comensae for lower curren drive of MOFET Minimum Feaure ize: L min Oxide dielecric/hickness: ε ox, ox Module ouline Overview MO evice Basics aic MO Logic Inverer Logic Gaes Arihmeic in MO equenial Logic MO and FM design Power onsumion Of aic MO Logic o - MO Basics -

12 aic MO Inverer P I A Z A n N n Z A Z 0 1 o - MO Basics aic olage Transfer urve (T) Z off on on off N P I P A n N n Z I n - h A A Z o - MO Basics - 4

13 T: Logic Levels 0 / 1 Z off on on off N P I P A n N n Z n - h A A Z o - MO Basics - 5 ynamic Behaviour A 50% Z 50% I HL LH Proagaion delay from inu o ouu No infiniely see sloes a inu aaciive Load a he ouu needs o be (dis)charged 50% ignal level marks serve as measure hooks Tyical Inverer (65 nm) delay as of oday: 4 s o - MO Basics - 6

14 Effec of Inu loe on Inv. elay A 90% dd - 10% HL P sill off (Z sill low) P on (Z rising) Transiion ime of a signal: Time elased beween 10% and 90% of swing Effec on delay: For a falling (rising) inu signal, no ouu rise (fall) can occur before P (N) swiches o on => LH n => HL HL LH o - MO Basics - 7 Effec of aaciance on Inv. elay riving gae Oher wire wire riven gae(s) A A Lumed caaciance 0.13µ: 3-6 ff Z Lumed aciance: Inu (gae) caaciies of nex logic gaes + rain caaciies + Wire caaciies o - MO Basics - 8

15 Effec of aaciance on Inv. elay gs I d ds dd A For a firs order analysis we assume he inu sloe o be infiniely see A I Z Lumed caaciance 50% Z gs =- dd LH =f()=? gs - ds gs and ha we oerae he FET in is linear region o - MO Basics - 9 Effec of aaciance on Inv. elay dd R on, A Z = R on,n Inverer model: on: Resisance off: oen swich oeraing in linear region of ah 50% o - MO Basics - 30

16 Effec of aaciance on Inv. elay dd R on, A Z LH =f()=? R on,n Inverer model: on: Resisance off: oen swich oeraing in linear region of ah 50% o - MO Basics - 31 Effec of aaciance on Inv. elay erivaion : 1) Kirchhoff for currens: ) aacior formula: 3) W s law: 4) Kirchhoff for volages: 5) Resolve by : 6) ome mah: 0.5dd 0 0 ds dd R R I d I I Ron, dd d on, on, Ron, R on, 1 ln dd o - MO Basics - 3

17 Effec of aaciance on Inv. elay LH R, ln on 1 ah real simle R on, I d R on, I for d 1 o - MO Basics - 33 iscussion LH load Increase of aaciive Load Oxide hickness hannel lengh abs. hreshold volage Ox L W... Ox dd Mobiliy hannel widh relaive oxide (=k) uly olage => Proagaion delay increase o - MO Basics - 34 =>Proagaion delay decrease

18 imensioning II The hreshold volage is an imoran arameer. I s value mus be carefully seleced, by echnology facors: hannel oing Oxide hickness a design ime: choosing a echnology ha suors mulile (wo) hreshold volages by inroducing a subsrae volage a run ime: by adoing he subsrae volage o design condiions bulk hannel doing o - MO Basics - 35 imle aic MO Logic Gaes NOR A B Z A B Z A B Z A B Z NAN NOR Z A B Z NAN o - MO Basics

19 Generic Model of aic MO A1... An Z NAN NOR o - MO Basics - 37 Why no like his? n A B OR? rain ource Z ource rain MOFET Inu haracerisic ondiion for MOFET o build u conducing channel: gs > In figure on he lef: nmo ulls u Z o n ( bad ull u ) MO ulls down Z o (bad ull down ) Problemaic signal levels for nex logic sage o - MO Basics - 38

20 ysemaic aic MO Logic esign Examle Funcion: Z=AB+ MO always invers => add exra inverer: Z=AB+ A B ar a he ouu and find a way hrough n- MOFET o ground: serial for AN (AB) arallel for OR () raw he way o dd by using he dual n-nework and -MOFET If everyhing is done righ, here will never be a conducing ah beween dd and. o - MO Basics - 39 A B Z References [1] R. J. Baker e al., MO circui design, layou, and simulaion, IEEE Press, IBN [] N. H. E. Wese e al., Princiles of MO Lesign, Addison Wesley, IBN [3] IA, Inernaional Technology Roadma for emiconducors, h://ublic.irs.ne/ Picure credis: www-im.unine.ch, allserv.rug.ac.be o - MO Basics - 40

21 o - MO Basics - 41 o - MO Basics - 4

Chapter 6 MOSFET in the On-state

Chapter 6 MOSFET in the On-state Chaper 6 MOSFET in he On-sae The MOSFET (MOS Field-Effec Transisor) is he building block of Gb memory chips, GHz microprocessors, analog, and RF circuis. Mach he following MOSFET characerisics wih heir

More information

Introduction to Digital Circuits

Introduction to Digital Circuits The NMOS nerer The NMOS Depleion oad 50 [ D ] µ A GS.0 + 40 30 0 0 Resisance characerisic of Q 3 4 5 6 GS 0.5 GS 0 GS 0.5 GS.0 GS.5 [ ] DS GS i 0 Q Q Depleion load Enhancemen drier Drain characerisic of

More information

Technology Scaling. 9nm. Advanced Digital IC-Design. Content. What happens when technology is scaled? Progress: Described by Gordon Moore

Technology Scaling. 9nm. Advanced Digital IC-Design. Content. What happens when technology is scaled? Progress: Described by Gordon Moore Advanced Digial IC-Design Conen 0.μm Wha happens when echnology is scaled? Technology caling 9nm ource Gae Drain ource Gae Drain ubsrae ubsrae IC Design pace Progress: Described by Gordon Moore peed Tradiional

More information

Digital Integrated Circuits

Digital Integrated Circuits Digial Inegraed ircuis YuZhuo Fu conac:fuyuzhuo@ic.sju.edu.cn Office locaion:47 room WeiDianZi building,no 800 Donghuan road,minhang amus Inroducion Digial I 3.MOS Inverer Inroducion Digial I ouline MOS

More information

EE141. EE141-Spring 2006 Digital Integrated Circuits. Administrative Stuff. Challenges in Digital Design. Last Lecture. This Class

EE141. EE141-Spring 2006 Digital Integrated Circuits. Administrative Stuff. Challenges in Digital Design. Last Lecture. This Class -Spring 006 Digial Inegraed Circuis Lecure Design Merics Adminisraive Suff Labs and discussions sar in week Homework # is due nex hursday Everyone should have an EECS insrucional accoun hp://wwwins.eecs.berkeley.edu/~ins/newusers.hml

More information

Semiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 6

Semiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 6 Semiconducor Devices C. Hu: Modern Semiconducor Devices for Inegraed Circuis Chaper 6 For hose of you who are sudying a bachelor level and need he old course S-69.2111 Mikro- ja nanoelekroniikan perusee

More information

EECS 141: FALL 00 MIDTERM 2

EECS 141: FALL 00 MIDTERM 2 Universiy of California College of Engineering Deparmen of Elecrical Engineering and Compuer Science J. M. Rabaey TuTh9:30-11am ee141@eecs EECS 141: FALL 00 MIDTERM 2 For all problems, you can assume he

More information

Outline. Chapter 2: DC & Transient Response. Introduction to CMOS VLSI. DC Response. Transient Response Delay Estimation

Outline. Chapter 2: DC & Transient Response. Introduction to CMOS VLSI. DC Response. Transient Response Delay Estimation Inroducion o CMOS VLSI Design Chaper : DC & Transien Response David Harris, 004 Updaed by Li Chen, 010 Ouline DC Response Logic Levels and Noise Margins Transien Response Delay Esimaion Slide 1 Aciviy

More information

EE 560 MOS INVERTERS: DYNAMIC CHARACTERISTICS. Kenneth R. Laker, University of Pennsylvania

EE 560 MOS INVERTERS: DYNAMIC CHARACTERISTICS. Kenneth R. Laker, University of Pennsylvania 1 EE 560 MOS INVERTERS: DYNAMIC CHARACTERISTICS C gsp V DD C sbp C gd, C gs, C gb -> Oxide Caps C db, C sb -> Juncion Caps 2 S C in -> Ineconnec Cap G B D C dbp V in C gdp V ou C gdn D C dbn G B S C in

More information

Sequential Logic. Digital Integrated Circuits A Design Perspective. Latch versus Register. Naming Conventions. Designing Sequential Logic Circuits

Sequential Logic. Digital Integrated Circuits A Design Perspective. Latch versus Register. Naming Conventions. Designing Sequential Logic Circuits esigning Sequenial Logic Circuis Adaped from Chaper 7 of igial egraed Circuis A esign Perspecive Jan M. Rabaey e al. Copyrigh 23 Prenice Hall/Pearson Sequenial Logic pus Curren Sae COMBINATIONAL LOGIC

More information

NDS332P P-Channel Logic Level Enhancement Mode Field Effect Transistor

NDS332P P-Channel Logic Level Enhancement Mode Field Effect Transistor June 997 NS33P P-Channel Logic Level Enhancemen Mode Field Effec Transisor General escripion Feaures These P-Channel logic level enhancemen mode power field effec ransisors are produced using Fairchild's

More information

NDS356P P-Channel Logic Level Enhancement Mode Field Effect Transistor

NDS356P P-Channel Logic Level Enhancement Mode Field Effect Transistor March 996 NS356P P-Channel Logic Level Enhancemen Mode Field Effec Transisor General escripion These P-Channel logic level enhancemen mode power field effec ransisors are produced using Fairchild's proprieary,

More information

Chapter 4. Circuit Characterization and Performance Estimation

Chapter 4. Circuit Characterization and Performance Estimation VLSI Design Chaper 4 Circui Characerizaion and Performance Esimaion Jin-Fu Li Chaper 4 Circui Characerizaion and Performance Esimaion Resisance & Capaciance Esimaion Swiching Characerisics Transisor Sizing

More information

Modeling the Overshooting Effect for CMOS Inverter in Nanometer Technologies

Modeling the Overshooting Effect for CMOS Inverter in Nanometer Technologies Modeling he Overshooing Effec for CMOS Inverer in Nanomeer Technologies Zhangcai Huang, Hong Yu, Asushi Kurokawa and Yasuaki Inoue Graduae School of Informaion, Producion and Sysems, Waseda Universiy,

More information

Computing with diode model

Computing with diode model ECE 570 Session 5 C 752E Comuer Aided Engineering for negraed Circuis Comuing wih diode model Objecie: nroduce conces in numerical circui analsis Ouline: 1. Model of an examle circui wih a diode 2. Ouline

More information

NDP4050L / NDB4050L N-Channel Logic Level Enhancement Mode Field Effect Transistor

NDP4050L / NDB4050L N-Channel Logic Level Enhancement Mode Field Effect Transistor April 996 NP45L / NB45L N-Channel Logic Level Enhancemen Mode Field Effec Transisor General escripion Feaures These logic level N-Channel enhancemen mode power field effec ransisors are produced using

More information

NDS355AN N-Channel Logic Level Enhancement Mode Field Effect Transistor

NDS355AN N-Channel Logic Level Enhancement Mode Field Effect Transistor January 997 NS3AN N-Channel Logic Level Enhancemen Mode Field Effec Transisor General escripion Feaures SuperSOT TM -3 N-Channel logic level enhancemen mode power field effec ransisors are produced using

More information

Study and Evaluation of Performances of the Digital Multimeter

Study and Evaluation of Performances of the Digital Multimeter Sudy and Evaluaion of Performances of he Digial Mulimeer. Inroducion Mulimeers allow measuring he mos common elecrical quaniies: volage, curren, resisance. They evolved from simle ones based on elecromechanical

More information

Features / Advantages: Applications: Package: Y4

Features / Advantages: Applications: Package: Y4 IGBT (NPT) Module CES = x 1 I C = 9 =. CE(sa) Phase leg Par number MII7-13 1 Backside: isolaed 7 3 Feaures / dvanages: pplicaions: Package: Y NPT IGBT echnology low sauraion volage low swiching losses

More information

CHAPTER 12 DIRECT CURRENT CIRCUITS

CHAPTER 12 DIRECT CURRENT CIRCUITS CHAPTER 12 DIRECT CURRENT CIUITS DIRECT CURRENT CIUITS 257 12.1 RESISTORS IN SERIES AND IN PARALLEL When wo resisors are conneced ogeher as shown in Figure 12.1 we said ha hey are conneced in series. As

More information

UT Austin, ECE Department VLSI Design 5. CMOS Gate Characteristics

UT Austin, ECE Department VLSI Design 5. CMOS Gate Characteristics La moule: CMOS Tranior heory Thi moule: DC epone Logic Level an Noie Margin Tranien epone Delay Eimaion Tranior ehavior 1) If he wih of a ranior increae, he curren will ) If he lengh of a ranior increae,

More information

NDH834P P-Channel Enhancement Mode Field Effect Transistor

NDH834P P-Channel Enhancement Mode Field Effect Transistor May 997 NH834P P-Channel Enhancemen Mode Field Effec Transisor General escripion Feaures SuperSOT TM -8 P-Channel enhancemen mode power field effec ransisors are produced using Fairchild's proprieary,

More information

Silicon Controlled Rectifiers UNIT-1

Silicon Controlled Rectifiers UNIT-1 Silicon Conrolled Recifiers UNIT-1 Silicon Conrolled Recifier A Silicon Conrolled Recifier (or Semiconducor Conrolled Recifier) is a four layer solid sae device ha conrols curren flow The name silicon

More information

L1, L2, N1 N2. + Vout. C out. Figure 2.1.1: Flyback converter

L1, L2, N1 N2. + Vout. C out. Figure 2.1.1: Flyback converter page 11 Flyback converer The Flyback converer belongs o he primary swiched converer family, which means here is isolaion beween in and oupu. Flyback converers are used in nearly all mains supplied elecronic

More information

Name: Total Points: Multiple choice questions [120 points]

Name: Total Points: Multiple choice questions [120 points] Name: Toal Poins: (Las) (Firs) Muliple choice quesions [1 poins] Answer all of he following quesions. Read each quesion carefully. Fill he correc bubble on your scanron shee. Each correc answer is worh

More information

Advanced Power Electronics For Automotive and Utility Applications

Advanced Power Electronics For Automotive and Utility Applications Advanced Power Elecronics For Auomoive and Uiliy Applicaions Fang Z. Peng Dep. of Elecrical and Compuer Engineering Michigan Sae Universiy Phone: 517-336-4687, Fax: 517-353-1980 Email: fzpeng@egr.msu.edu

More information

Physical Limitations of Logic Gates Week 10a

Physical Limitations of Logic Gates Week 10a Physical Limiaions of Logic Gaes Week 10a In a compuer we ll have circuis of logic gaes o perform specific funcions Compuer Daapah: Boolean algebraic funcions using binary variables Symbolic represenaion

More information

XPT IGBT Module MIXA450PF1200TSF. Phase leg + free wheeling Diodes + NTC MIXA450PF1200TSF. Part number

XPT IGBT Module MIXA450PF1200TSF. Phase leg + free wheeling Diodes + NTC MIXA450PF1200TSF. Part number XPT IGBT Module CS 2x 12 I C25 1.8 C(sa) Phase leg + free wheeling Diodes + NTC Par number Backside: isolaed 5 2 1 8 7 9 3 4 /11 Feaures / dvanages: pplicaions: Package: SimBus F High level of inegraion

More information

EE 330 Lecture 40. Digital Circuits. Propagation Delay With Multiple Levels of Logic Overdrive

EE 330 Lecture 40. Digital Circuits. Propagation Delay With Multiple Levels of Logic Overdrive EE 330 Lecure 0 Digial ircuis Propagaion Delay Wih Muliple Levels of Logic Overdrive Review from Las Time Propagaion Delay in Saic MOS Family F Propagaion hrough k levels of logic + + + + HL HLn LH(n-1)

More information

EE 330 Lecture 41. Digital Circuits. Propagation Delay With Multiple Levels of Logic Overdrive

EE 330 Lecture 41. Digital Circuits. Propagation Delay With Multiple Levels of Logic Overdrive EE 330 Lecure 41 Digial ircuis Propagaion Delay Wih Muliple Levels of Logic Overdrive Review from Las Time The Reference Inverer Reference Inverer V DD R =R PD PU = IN= 4OX WMIN LMIN V IN M 2 M 1 L VTn.2VDD

More information

555 Timer. Digital Electronics

555 Timer. Digital Electronics 555 Timer Digial Elecronics This presenaion will Inroduce he 555 Timer. 555 Timer Derive he characerisic equaions for he charging and discharging of a capacior. Presen he equaions for period, frequency,

More information

Lecture 2: Telegrapher Equations For Transmission Lines. Power Flow.

Lecture 2: Telegrapher Equations For Transmission Lines. Power Flow. Whies, EE 481/581 Lecure 2 Page 1 of 13 Lecure 2: Telegraher Equaions For Transmission Lines. Power Flow. Microsri is one mehod for making elecrical connecions in a microwae circui. I is consruced wih

More information

Features / Advantages: Applications: Package: Y4

Features / Advantages: Applications: Package: Y4 IGBT (NPT) Module CES = 12 I C2 = 16 = 2.2 CE(sa) Boos Chopper + free wheeling Diode Par number MID14-123 Backside: isolaed 1 3 4 2 Feaures / dvanages: pplicaions: Package: Y4 NPT IGBT echnology low sauraion

More information

Features / Advantages: Applications: Package: Y4

Features / Advantages: Applications: Package: Y4 IGBT (NPT) Module CES = 12 I C25 = 16 = 2.2 CE(sa) Buck Chopper + free wheeling Diode Par number MDI145-123 Backside: isolaed 1 7 6 3 2 Feaures / dvanages: pplicaions: Package: Y4 NPT IGBT echnology low

More information

Chapter 7 Response of First-order RL and RC Circuits

Chapter 7 Response of First-order RL and RC Circuits Chaper 7 Response of Firs-order RL and RC Circuis 7.- The Naural Response of RL and RC Circuis 7.3 The Sep Response of RL and RC Circuis 7.4 A General Soluion for Sep and Naural Responses 7.5 Sequenial

More information

EE 330 Lecture 41. Digital Circuits. Propagation Delay With Multiple Levels of Logic Optimally driving large capacitive loads

EE 330 Lecture 41. Digital Circuits. Propagation Delay With Multiple Levels of Logic Optimally driving large capacitive loads EE 330 Lecure Digial Circuis Propagaion Delay Wih uliple Levels of Logic Opimally driving large capaciive loads Review from Las Time Propagaion Delay in uliple- Levels of Logic wih Sage Loading nalysis

More information

Timer 555. Digital Electronics

Timer 555. Digital Electronics Timer 555 Digial Elecronics This presenaion will Inroduce he 555 Timer. 555 Timer Derive he characerisic equaions for he charging and discharging of a capacior. Presen he equaions for period, frequency,

More information

V DS. 100% UIS Tested 100% R g Tested

V DS. 100% UIS Tested 100% R g Tested 3V PChannel MOFET General escripion The AO4449 uses advanced rench echnology o provide excellen R(ON), and ulralow low gae charge. This device is suiable for use as a load swich or in PWM applicaions.

More information

The problem with linear regulators

The problem with linear regulators he problem wih linear regulaors i in P in = i in V REF R a i ref i q i C v CE P o = i o i B ie P = v i o o in R 1 R 2 i o i f η = P o P in iref is small ( 0). iq (quiescen curren) is small (probably).

More information

Chapter 28 - Circuits

Chapter 28 - Circuits Physics 4B Lecure Noes Chaper 28 - Circuis Problem Se #7 - due: Ch 28 -, 9, 4, 7, 23, 38, 47, 53, 57, 66, 70, 75 Lecure Ouline. Kirchoff's ules 2. esisors in Series 3. esisors in Parallel 4. More Complex

More information

EE650R: Reliability Physics of Nanoelectronic Devices Lecture 9:

EE650R: Reliability Physics of Nanoelectronic Devices Lecture 9: EE65R: Reliabiliy Physics of anoelecronic Devices Lecure 9: Feaures of Time-Dependen BTI Degradaion Dae: Sep. 9, 6 Classnoe Lufe Siddique Review Animesh Daa 9. Background/Review: BTI is observed when he

More information

HV513 8-Channel Serial to Parallel Converter with High Voltage Push-Pull Outputs, POL, Hi-Z, and Short Circuit Detect

HV513 8-Channel Serial to Parallel Converter with High Voltage Push-Pull Outputs, POL, Hi-Z, and Short Circuit Detect H513 8-Channel Serial o Parallel Converer wih High olage Push-Pull s, POL, Hi-Z, and Shor Circui Deec Feaures HCMOS echnology Operaing oupu volage of 250 Low power level shifing from 5 o 250 Shif regiser

More information

Standard Rectifier Module

Standard Rectifier Module UB2-6NOX Sandard ecifier Module M = 6 I = 8 D 3~ ecifier I SM = Brake hopper ES = 2 I = 8 25 E(sa) =.7 3~ ecifier Bridge + Brake Uni Par number UB2-6NOX M/O S Backside: isolaed ~6 ~E6 ~K6 U/ W M/O W U

More information

INDEX. Transient analysis 1 Initial Conditions 1

INDEX. Transient analysis 1 Initial Conditions 1 INDEX Secion Page Transien analysis 1 Iniial Condiions 1 Please inform me of your opinion of he relaive emphasis of he review maerial by simply making commens on his page and sending i o me a: Frank Mera

More information

8. Basic RL and RC Circuits

8. Basic RL and RC Circuits 8. Basic L and C Circuis This chaper deals wih he soluions of he responses of L and C circuis The analysis of C and L circuis leads o a linear differenial equaion This chaper covers he following opics

More information

V DS I D (at V GS =-10V) R DS(ON) (at V GS = -4.5V) 100% UIS Tested 100% R g Tested

V DS I D (at V GS =-10V) R DS(ON) (at V GS = -4.5V) 100% UIS Tested 100% R g Tested 3V PChannel MOFET General escripion The combines advanced rench MOFET echnology wih a low resisance package o provide exremely low R (ON). This device is ideal for load swich and baery proecion applicaions.

More information

EECE 301 Signals & Systems Prof. Mark Fowler

EECE 301 Signals & Systems Prof. Mark Fowler EECE 3 Signals & Sysems Prof. Mark Fowler Noe Se # Wha are Coninuous-Time Signals??? /6 Coninuous-Time Signal Coninuous Time (C-T) Signal: A C-T signal is defined on he coninuum of ime values. Tha is:

More information

Physics for Scientists & Engineers 2

Physics for Scientists & Engineers 2 Direc Curren Physics for Scieniss & Engineers 2 Spring Semeser 2005 Lecure 16 This week we will sudy charges in moion Elecric charge moving from one region o anoher is called elecric curren Curren is all

More information

Mobile Ion Effects on SiC MOS Bias- Temperature Instability Measurements

Mobile Ion Effects on SiC MOS Bias- Temperature Instability Measurements 14-15 Aug 2014 1 U.S. Army Research, Developmen and Engineering Command Mobile Ion Effecs on SiC MOS Bias- Temperaure Insabiliy Measuremens Daniel B. Habersa Neil Goldsman (UMD), and Aivars Lelis 14-15

More information

Capacitors. C d. An electrical component which stores charge. parallel plate capacitor. Scale in cm

Capacitors. C d. An electrical component which stores charge. parallel plate capacitor. Scale in cm apaciors An elecrical componen which sores charge E 2 2 d A 2 parallel plae capacior Scale in cm Leyden Jars I was invened independenly by German cleric Ewald Georg von Kleis on Ocober 745 and by Duch

More information

Direct Current Circuits. February 19, 2014 Physics for Scientists & Engineers 2, Chapter 26 1

Direct Current Circuits. February 19, 2014 Physics for Scientists & Engineers 2, Chapter 26 1 Direc Curren Circuis February 19, 2014 Physics for Scieniss & Engineers 2, Chaper 26 1 Ammeers and Volmeers! A device used o measure curren is called an ammeer! A device used o measure poenial difference

More information

MC74HC138A. 1 of 8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS

MC74HC138A. 1 of 8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS of 8 Decoder/ Demuliplexer High Performance Silicon Gae CMOS The is idenical in pinou o he LS8. The device inpus are compaible wih sandard CMOS oupus; wih pullup resisors, hey are compaible wih LSTTL oupus.

More information

EEEB113 CIRCUIT ANALYSIS I

EEEB113 CIRCUIT ANALYSIS I 9/14/29 1 EEEB113 CICUIT ANALYSIS I Chaper 7 Firs-Order Circuis Maerials from Fundamenals of Elecric Circuis 4e, Alexander Sadiku, McGraw-Hill Companies, Inc. 2 Firs-Order Circuis -Chaper 7 7.2 The Source-Free

More information

CoolMOS 1) Power MOSFET with Series Schottky Diode and Ultra Fast Antiparallel Diode

CoolMOS 1) Power MOSFET with Series Schottky Diode and Ultra Fast Antiparallel Diode IXKF 4N6SCD1 CoolMOS 1) Power MOSFET wih Series Schoky Diode and Ulra Fas niparallel Diode in High olage ISOPLUS i4-pc S = 6 2 = 41 yp. = 6 mω rr = 7 ISOPLUS i4-pc Preliminary daa 1 D S T D F 1 2 E72873

More information

Power-Conscious Interconnect Buffer Optimization with Improved Modeling of Driver MOSFET and Its Implications to Bulk and SOI CMOS Technology

Power-Conscious Interconnect Buffer Optimization with Improved Modeling of Driver MOSFET and Its Implications to Bulk and SOI CMOS Technology ower-onscious Inerconnec Buffer Oimizaion wih Imroved Modeling of Driver MOSFE and Is Imlicaions o Bul and SOI MOS echnology Koichi Nose and aayasu Saurai Insiue of Indusrial Science, Universiy of oyo,

More information

Chapter 4 AC Network Analysis

Chapter 4 AC Network Analysis haper 4 A Nework Analysis Jaesung Jang apaciance Inducance and Inducion Time-Varying Signals Sinusoidal Signals Reference: David K. heng, Field and Wave Elecromagneics. Energy Sorage ircui Elemens Energy

More information

EEC 118 Lecture #15: Interconnect. Rajeevan Amirtharajah University of California, Davis

EEC 118 Lecture #15: Interconnect. Rajeevan Amirtharajah University of California, Davis EEC 118 Lecure #15: Inerconnec Rajeevan Amiraraja Universiy of California, Davis Ouline Review and Finis: Low Power Design Inerconnec Effecs: Rabaey C. 4 and C. 9 (Kang & Leblebici, 6.5-6.6) Amiraraja,

More information

Phys1112: DC and RC circuits

Phys1112: DC and RC circuits Name: Group Members: Dae: TA s Name: Phys1112: DC and RC circuis Objecives: 1. To undersand curren and volage characerisics of a DC RC discharging circui. 2. To undersand he effec of he RC ime consan.

More information

Inductor Energy Storage

Inductor Energy Storage School of Compuer Science and Elecrical Engineering 5/5/ nducor Energy Sorage Boh capaciors and inducors are energy sorage devices They do no dissipae energy like a resisor, bu sore and reurn i o he circui

More information

Diodes. Midterm exam. Ideal diode. Semiconductors and doping. Notes. Eugeniy E. Mikhailov. Lecture 05. Notes

Diodes. Midterm exam. Ideal diode. Semiconductors and doping. Notes. Eugeniy E. Mikhailov. Lecture 05. Notes Diodes. Eugeniy E. Mikhailov The College of William & Mary Lecure 5 Eugeniy Mikhailov (W&M) Elecronics 1 Lecure 5 1 / 13 Miderm exam Where: n he lab When: During he firs hour of he lab Maerial: everyhing

More information

8.022 (E&M) Lecture 9

8.022 (E&M) Lecture 9 8.0 (E&M) Lecure 9 Topics: circuis Thevenin s heorem Las ime Elecromoive force: How does a baery work and is inernal resisance How o solve simple circuis: Kirchhoff s firs rule: a any node, sum of he currens

More information

6.01: Introduction to EECS I Lecture 8 March 29, 2011

6.01: Introduction to EECS I Lecture 8 March 29, 2011 6.01: Inroducion o EES I Lecure 8 March 29, 2011 6.01: Inroducion o EES I Op-Amps Las Time: The ircui Absracion ircuis represen sysems as connecions of elemens hrough which currens (hrough variables) flow

More information

dv 7. Voltage-current relationship can be obtained by integrating both sides of i = C :

dv 7. Voltage-current relationship can be obtained by integrating both sides of i = C : EECE202 NETWORK ANALYSIS I Dr. Charles J. Kim Class Noe 22: Capaciors, Inducors, and Op Amp Circuis A. Capaciors. A capacior is a passive elemen designed o sored energy in is elecric field. 2. A capacior

More information

V(z, t) t < L v. z = 0 z = vt z = L. I(z, t) z = L

V(z, t) t < L v. z = 0 z = vt z = L. I(z, t) z = L W.C.Chew ECE 35 Lecure Noes 12. Transiens on a Transmission Line. When we do no have a ime harmonic signal on a ransmission line, we have o use ransien analysis o undersand he waves on a ransmission line.

More information

A Note of Widening on the Redshift Mechanism. June 23, 2010.

A Note of Widening on the Redshift Mechanism. June 23, 2010. A Noe of Widening on he Redshif Mechanism June 3, 1. José Francisco García Juliá / Dr. Marco Merenciano, 65, 5. 465 Valencia (Spain) -mail: jose.garcia@dival.es Absrac A single ired ligh mechanism has

More information

dv i= C. dt 1. Assuming the passive sign convention, (a) i = 0 (dc) (b) (220)( 9)(16.2) t t Engineering Circuit Analysis 8 th Edition

dv i= C. dt 1. Assuming the passive sign convention, (a) i = 0 (dc) (b) (220)( 9)(16.2) t t Engineering Circuit Analysis 8 th Edition . Assuming he passive sign convenion, dv i= C. d (a) i = (dc) 9 9 (b) (22)( 9)(6.2) i= e = 32.8e A 9 3 (c) i (22 = )(8 )(.) sin. = 7.6sin. pa 9 (d) i= (22 )(9)(.8) cos.8 = 58.4 cos.8 na 2. (a) C = 3 pf,

More information

Type Marking Pin Configuration Package SMBT3904/MMBT3904 SOT23 SMBT3904S 2=E 1=B 3=C 1=E1 2=B1 3=C2

Type Marking Pin Configuration Package SMBT3904/MMBT3904 SOT23 SMBT3904S 2=E 1=B 3=C 1=E1 2=B1 3=C2 SMBT94...MMBT94 NPN Silicon Swiching Transisors High D curren gain:. ma o ma Low collecoremier sauraion volage For SMBT94S: Two (galvanic) inernal isolaed ransisors wih good maching in one package omplemenary

More information

EE 330 Lecture 23. Small Signal Analysis Small Signal Modelling

EE 330 Lecture 23. Small Signal Analysis Small Signal Modelling EE 330 Lecure 23 Small Signal Analysis Small Signal Modelling Exam 2 Friday March 9 Exam 3 Friday April 13 Review Session for Exam 2: 6:00 p.m. on Thursday March 8 in Room Sweeney 1116 Review from Las

More information

Lecture 15: Differential Pairs (Part 2)

Lecture 15: Differential Pairs (Part 2) Lecure 5: ifferenial Pairs (Par ) Gu-Yeon Wei ivision of Enineerin and Applied Sciences Harvard Universiy uyeon@eecs.harvard.edu Wei Overview eadin S&S: Chaper 6.6 Suppleenal eadin S&S: Chaper 6.9 azavi,

More information

Non Linear Op Amp Circuits.

Non Linear Op Amp Circuits. Non Linear Op Amp ircuis. omparaors wih 0 and non zero reference volage. omparaors wih hyseresis. The Schmid Trigger. Window comparaors. The inegraor. Waveform conversion. Sine o ecangular. ecangular o

More information

Lecture -14: Chopper fed DC Drives

Lecture -14: Chopper fed DC Drives Lecure -14: Chopper fed DC Drives Chopper fed DC drives o A chopper is a saic device ha convers fixed DC inpu volage o a variable dc oupu volage direcly o A chopper is a high speed on/off semiconducor

More information

Chapter 4 DC converter and DC switch

Chapter 4 DC converter and DC switch haper 4 D converer and D swich 4.1 Applicaion - Assumpion Applicaion: D swich: Replace mechanic swiches D converer: in racion drives Assumions: Ideal D sources Ideal Power emiconducor Devices 4.2 D swich

More information

U(t) (t) -U T 1. (t) (t)

U(t) (t) -U T 1. (t) (t) Prof. Dr.-ng. F. Schuber Digial ircuis Exercise. () () A () - T T The highpass is driven by he square pulse (). alculae and skech A (). = µf, = KΩ, = 5 V, T = T = ms. Exercise. () () A () T T The highpass

More information

Designing Information Devices and Systems I Spring 2019 Lecture Notes Note 17

Designing Information Devices and Systems I Spring 2019 Lecture Notes Note 17 EES 16A Designing Informaion Devices and Sysems I Spring 019 Lecure Noes Noe 17 17.1 apaciive ouchscreen In he las noe, we saw ha a capacior consiss of wo pieces on conducive maerial separaed by a nonconducive

More information

CHAP.4 Circuit Characteristics and Performance Estimation

CHAP.4 Circuit Characteristics and Performance Estimation HAP.4 ircui haracerisics and Performance Esimaion 4. Resisance esimaion R ρ l w (ohms) where ρ Resisiviy Thickness l onducor lengh w onducor widh l R Rs w where Rs Shee resisance (Ω/square) in 0.5µm o

More information

2007 Spring VLSI Design Mid-term Exam 2:20-4:20pm, 2007/05/11

2007 Spring VLSI Design Mid-term Exam 2:20-4:20pm, 2007/05/11 7 ri VLI esi Mid-erm xam :-4:m, 7/5/11 efieτ R, where R ad deoe he chael resisace ad he ae caaciace of a ui MO ( W / L μm 1μm ), resecively., he chael resisace of a ui PMO, is wo R P imes R. i.e., R R.

More information

EE100 Lab 3 Experiment Guide: RC Circuits

EE100 Lab 3 Experiment Guide: RC Circuits I. Inroducion EE100 Lab 3 Experimen Guide: A. apaciors A capacior is a passive elecronic componen ha sores energy in he form of an elecrosaic field. The uni of capaciance is he farad (coulomb/vol). Pracical

More information

EE 330 Lecture 6. Improved Switch-Level Model Propagation Delay Stick Diagrams Technology Files

EE 330 Lecture 6. Improved Switch-Level Model Propagation Delay Stick Diagrams Technology Files EE 330 Lecture 6 Improved witch-level Model Propagation elay tick iagrams Technology Files Review from Last Time MO Transistor Qualitative iscussion of n-channel Operation Bulk ource Gate rain rain G Gate

More information

Topic Astable Circuits. Recall that an astable circuit has two unstable states;

Topic Astable Circuits. Recall that an astable circuit has two unstable states; Topic 2.2. Asable Circuis. Learning Objecives: A he end o his opic you will be able o; Recall ha an asable circui has wo unsable saes; Explain he operaion o a circui based on a Schmi inverer, and esimae

More information

Reading from Young & Freedman: For this topic, read sections 25.4 & 25.5, the introduction to chapter 26 and sections 26.1 to 26.2 & 26.4.

Reading from Young & Freedman: For this topic, read sections 25.4 & 25.5, the introduction to chapter 26 and sections 26.1 to 26.2 & 26.4. PHY1 Elecriciy Topic 7 (Lecures 1 & 11) Elecric Circuis n his opic, we will cover: 1) Elecromoive Force (EMF) ) Series and parallel resisor combinaions 3) Kirchhoff s rules for circuis 4) Time dependence

More information

NDS8434A Single P-Channel Enhancement Mode Field Effect Transistor

NDS8434A Single P-Channel Enhancement Mode Field Effect Transistor March 997 NS8434A Single P-Channel Enhancemen Mode Field Effec Transisor General escripion Feaures SO-8 P-Channel enhancemen mode power field effec ransisors are produced using Fairchild's proprieary,

More information

- If one knows that a magnetic field has a symmetry, one may calculate the magnitude of B by use of Ampere s law: The integral of scalar product

- If one knows that a magnetic field has a symmetry, one may calculate the magnitude of B by use of Ampere s law: The integral of scalar product 11.1 APPCATON OF AMPEE S AW N SYMMETC MAGNETC FEDS - f one knows ha a magneic field has a symmery, one may calculae he magniude of by use of Ampere s law: The inegral of scalar produc Closed _ pah * d

More information

R.#W.#Erickson# Department#of#Electrical,#Computer,#and#Energy#Engineering# University#of#Colorado,#Boulder#

R.#W.#Erickson# Department#of#Electrical,#Computer,#and#Energy#Engineering# University#of#Colorado,#Boulder# .#W.#Erickson# Deparmen#of#Elecrical,#Compuer,#and#Energy#Engineering# Universiy#of#Colorado,#Boulder# Chaper 2 Principles of Seady-Sae Converer Analysis 2.1. Inroducion 2.2. Inducor vol-second balance,

More information

i sw + v sw + v o 100V Ideal switch characteristics

i sw + v sw + v o 100V Ideal switch characteristics deal swich characerisics. onsider he swiching circui shown in Fig. P. wih a resisive load. Assume he swich is ideal and operaing a a duy raio of 4%. (a) Skech he waveforms for i sw and v sw. (b) Deermine

More information

EECE 301 Signals & Systems Prof. Mark Fowler

EECE 301 Signals & Systems Prof. Mark Fowler EECE 3 Signals & Sysems Prof. Mark Fowler Noe Se #2 Wha are Coninuous-Time Signals??? Reading Assignmen: Secion. of Kamen and Heck /22 Course Flow Diagram The arrows here show concepual flow beween ideas.

More information

4. Electric field lines with respect to equipotential surfaces are

4. Electric field lines with respect to equipotential surfaces are Pre-es Quasi-saic elecromagneism. The field produced by primary charge Q and by an uncharged conducing plane disanced from Q by disance d is equal o he field produced wihou conducing plane by wo following

More information

1. Introduction. Rawid Banchuin

1. Introduction. Rawid Banchuin 011 Inernaional Conerence on Inormaion and Elecronics Engineering IPCSIT vol.6 (011 (011 IACSIT Press, Singapore Process Induced Random Variaion Models o Nanoscale MOS Perormance: Eicien ool or he nanoscale

More information

NDS356AP P-Channel Logic Level Enhancement Mode Field Effect Transistor

NDS356AP P-Channel Logic Level Enhancement Mode Field Effect Transistor Sepember 996 NS356AP P-Channel Logic Level Enhancemen Mode Field Effec Transisor General escripion Feaures SuperSOT TM -3 P-Channel logic level enhancemen mode power field effec ransisors are produced

More information

Optimized Stage Ratio of Tapered CMOS Inverters for Minimum Power and Mismatch Jitter Product

Optimized Stage Ratio of Tapered CMOS Inverters for Minimum Power and Mismatch Jitter Product 010 3rd Inernaional Conference on VLSI Design Opimized Sage Raio of Tapered CMOS Inverers for Minimum Power and Mismach Jier Produc R. Dua*, T. K Bhaacharyya*, X. Gao and E. A. M. Klumperink *E & ECE Deparmen,

More information

O10 W10. Features / Advantages: Applications: Package: V2-Pack. 3~ Rectifier with brake unit for drive inverters

O10 W10. Features / Advantages: Applications: Package: V2-Pack. 3~ Rectifier with brake unit for drive inverters ZB-ioX hyrisor Module M = = 8 D SM = 7 3~ ecifier Brake hopper ES = = 8 5 E(sa) =.7 3~ ecifier Bridge, half-conrolled (high-side) + Brake Uni Par number ZB-ioX Backside: isolaed O S E M L7 G7 7 O eaures

More information

V L. DT s D T s t. Figure 1: Buck-boost converter: inductor current i(t) in the continuous conduction mode.

V L. DT s D T s t. Figure 1: Buck-boost converter: inductor current i(t) in the continuous conduction mode. ECE 445 Analysis and Design of Power Elecronic Circuis Problem Se 7 Soluions Problem PS7.1 Erickson, Problem 5.1 Soluion (a) Firs, recall he operaion of he buck-boos converer in he coninuous conducion

More information

Chapter 5-4 Operational amplifier Department of Mechanical Engineering

Chapter 5-4 Operational amplifier Department of Mechanical Engineering MEMS08 Chaper 5-4 Operaional amplifier Deparmen of Mechanical Engineering Insrumenaion amplifier Very high inpu impedance Large common mode rejecion raio (CMRR) Capabiliy o amplify low leel signals Consisen

More information

NDT014 N-Channel Enhancement Mode Field Effect Transistor

NDT014 N-Channel Enhancement Mode Field Effect Transistor Sepember 996 NT4 N-Channel Enhancemen Mode Field Effec Transisor General escripion Feaures Power SOT N-Channel enhancemen mode power field effec ransisors are produced using Fairchild's proprieary, high

More information

EE247 Lecture 18. EECS 247 Lecture 18: Data Converters 2005 H.K. Page 1. Sampling Distortion Effect of Supply Voltage

EE247 Lecture 18. EECS 247 Lecture 18: Data Converters 2005 H.K. Page 1. Sampling Distortion Effect of Supply Voltage EE247 Lecure 18 ADC Converers Sampling Sampling swich induced disorion Sampling swich conducance dependence on inpu volage Sampling swich charge injecion Complemenary swich Use of dummy device Boom-plae

More information

TrenchMV TM Power MOSFET

TrenchMV TM Power MOSFET Preliminary Technical Informaion TrenchMV TM Power MOSFET N-Channel Enhancemen Mode Avalanche Raed V DSS = V I D25 = A R DS(on) 7. mω TO-263 (IXTA) Symbol Tes Condiions Maximum Raings V DSS = 25 C o 175

More information

Smart Highside Power Switch PROFET

Smart Highside Power Switch PROFET Smar ighside Power Swich PROFET BTS 410E2 Feaures TO220AB/ Overload proecion Curren limiaion Shor circui proecion Thermal shudown 1 1 Overvolage proecion (including Sandard Sraigh leads SMD load dump)

More information

Computer-Aided Analysis of Electronic Circuits Course Notes 3

Computer-Aided Analysis of Electronic Circuits Course Notes 3 Gheorghe Asachi Technical Universiy of Iasi Faculy of Elecronics, Telecommunicaions and Informaion Technologies Compuer-Aided Analysis of Elecronic Circuis Course Noes 3 Bachelor: Telecommunicaion Technologies

More information

2 Definitions and parameters of the impulse-technics

2 Definitions and parameters of the impulse-technics efiniions and parameers of he impulse-echnics igial logic-circuis are driven wih signals, which only represen wo levels: he levels LOW and HIGH or he variables wih he values "" and ". These levels are

More information

Electrical and current self-induction

Electrical and current self-induction Elecrical and curren self-inducion F. F. Mende hp://fmnauka.narod.ru/works.hml mende_fedor@mail.ru Absrac The aricle considers he self-inducance of reacive elemens. Elecrical self-inducion To he laws of

More information

NDT454P P-Channel Enhancement Mode Field Effect Transistor

NDT454P P-Channel Enhancement Mode Field Effect Transistor June 996 NT454P P-Channel Enhancemen Mode Field Effec Transisor General escripion Feaures Power OT P-Channel enhancemen mode power field effec ransisors are produced using Fairchild's proprieary, high

More information