EE141. EE141-Spring 2006 Digital Integrated Circuits. Administrative Stuff. Challenges in Digital Design. Last Lecture. This Class
|
|
- Justina Henderson
- 5 years ago
- Views:
Transcription
1 -Spring 006 Digial Inegraed Circuis Lecure Design Merics Adminisraive Suff Labs and discussions sar in week Homework # is due nex hursday Everyone should have an EECS insrucional accoun hp://wwwins.eecs.berkeley.edu/~ins/newusers.hml PC accouns for 5 Cory will be se up before he firs lab EECS EECS Las Lecure Challenges in Digial Design Las lecure Inroducion, Moore s law, fuure of ICs oday s lecure Inroduces basic merics for design of inegraed circuis how o measure delay, power, cos, ec. DSM Microscopic Problems Ulra-high speed design Inerconnec Noise, Crossalk Reliabiliy, Manufacurabiliy Power Dissipaion Clock disribuion. /DSM Macroscopic Issues ime-o-marke Millions of Gaes High-Level Absracions Reuse & IP: Porabiliy Predicabiliy ec. Everyhing Looks a Lile Differen? and here s a Lo of hem! EECS EECS Design Absracion Levels + S n+ SYSEM MODULE GAE CIRCUI DEVICE G D n+ his Class Inroduces basic merics for design of inegraed circuis how o measure delay, power, ec. Groups layou recangles ino ransisors and wires ransisors and wires ino gaes Gaes ino funcions (Funcional blocks ino sysems) e.g. EECS50 Need o verify ha he assumpions are valid EECS 5 EECS 6
2 Design Merics Ouline How o evaluae performance of a digial circui (gae, block, )? Cos Robusness Reliabiliy Scalabiliy Speed (delay, operaing frequency) Power dissipaion Energy o perform a funcion Design Merics Cos Robusness Speed Power EECS 7 EECS 8 Cos of Inegraed Circuis Mask Cos is Increasing NRE (non-recurren engineering) coss design ime and effor, mask generaion one-ime cos facor Recurren coss silicon processing, packaging, es proporional o volume proporional o chip area Cos [in $000] μm 0.5 μm 5nm 65nm 90nm 0. μm Year EECS 9 EECS 0 oal Cos Cos per IC Die Cos Wafer fixed cos cos per IC variable cos per IC + volume Single die Variable cos cos of wafer cos of die dies per wafer * die yield cos of die + cos of die es + cos of packaging variable cos final es yield Going up o (0cm) From: hp:// EECS EECS
3 Yield No. of good chips per wafer Y 00% oal number of chips per wafer Wafer cos Die cos Dies per wafer Die yield π ( wafer diameer/) π wafer diameer Dies per wafer die area die area Defecs Yield 0.5 Yield 0.76 α defecs per uni area die area die yield + α α is approximaely die cos f (die area) EECS EECS Some Examples (99) Chip 86DX 86 DX Power PC 60 HP PA 700 DEC Alpha Super Sparc Penium Meal layers Line widh Wafer cos $900 $00 $700 $00 $500 $700 $500 Def./ cm Area mm Dies/ wafer Yield 7% 5% 8% 7% 9% % 9% Die cos $ $ $5 $7 $9 $7 $7 Cos per ransisor cos: -per-ransisor Fabricaion cos per ransisor EECS 5 EECS 6 Robusness Noise in Digial Inegraed Circuis DC Operaion Volage ransfer Characerisic V(y) i() v() V DD f V(y)V(x) VOH f(vol) VOL f(voh) VM f(vm) V Swiching hreshold M Inducive coupling Capaciive coupling Power and ground noise V(x) Nominal Volage Levels EECS 7 EECS 8
4 Mapping beween analog and digial signals Definiion of Noise Margins V IH Undefined Region V IL V ou Slope - Slope - 0 NM H Undefined Region NM L V IH V IL Noise margin high: NM H V IH Noise margin low: NM L V IL 0 V IL V IH V in Gae Oupu (Sage M) Gae Inpu (Sage M+) EECS 9 EECS 0 Noise Budge Allocaes gross noise margin o expeced sources of noise Sources: supply noise, cross alk, inerference, offse Differeniae beween fixed and proporional noise sources Key Robusness Properies Absolue noise margin values are decepive a floaing node is more easily disurbed han a node driven by a low impedance (in erms of volage) Noise immuniy is he more imporan meric he capabiliy o suppress noise sources Key merics: Noise ransfer funcions, Oupu impedance of he driver and inpu impedance of he receiver; EECS EECS Regeneraive Propery Regeneraive Propery ou ou v v f(v) finv(v) v v v finv(v) f(v) v 0 v v v v v 5 v 6 A chain of inverers 5 V (Vol) v 0 v EECS v 0 Regeneraive in v 0 v in Non-Regeneraive EECS Simulaed response 0 v v (nsec)
5 (V ) V o u Fan-in and Fan-ou he Ideal Gae V ou N M g R i R o 0 Fanou NM H NM L V DD / Fan-ou N Fan-in M V in EECS here is a modified definiion of fan-ou for CMOS logic 5 EECS 6 Example: An Old-ime Inverer 5.0 Example: An Old-ime Inverer NM L V M.0.0 NM H V in (V).6V 0.V V IL 0.6V V IH.V NM H V IH.V NM L V IL 0.V EECS 7 EECS 8 Delay Definiions Ring Oscillaor V in 50% v 0 v v v v v 5 phl plh v 0 v v 5 V ou 90% 50% f 0% r p N EECS 9 EECS 0 5
6 A Firs-Order RC Nework Power Dissipaion R vou Insananeous power: p() v()i() V supply i() vin C Peak power: P peak V supply i peak p ln () τ 0.69 RC Imporan model maches delay of an inverer EECS Average power: + Vsupply + P ave p( ) d i supply () EECS d Energy and Energy-Delay A Firs-Order RC Nework Power-Delay Produc (PDP) R v ou E Energy per operaion P av p vin C L EECS Energy-Delay Produc (EDP) qualiy meric of gae E p EECS E0 0 0 V DD PDD () d VDD idd () d VDD CLdvou EC 0 0 V DD PC () d vou il () d CLvoudvou 0 0 CLVDD CLVDD Summary Undersanding he design merics ha govern digial design is crucial Cos Robusness Speed Power and energy dissipaion Nex Lecure A firs glance a an inverer CMOS manufacuring process EECS 5 EECS 6 6
EECS 141: FALL 00 MIDTERM 2
Universiy of California College of Engineering Deparmen of Elecrical Engineering and Compuer Science J. M. Rabaey TuTh9:30-11am ee141@eecs EECS 141: FALL 00 MIDTERM 2 For all problems, you can assume he
More informationOutline. Chapter 2: DC & Transient Response. Introduction to CMOS VLSI. DC Response. Transient Response Delay Estimation
Inroducion o CMOS VLSI Design Chaper : DC & Transien Response David Harris, 004 Updaed by Li Chen, 010 Ouline DC Response Logic Levels and Noise Margins Transien Response Delay Esimaion Slide 1 Aciviy
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 2 Quality Metrics of Digital Design guntzel@inf.ufsc.br
More informationTHE INVERTER. Inverter
THE INVERTER DIGITAL GATES Fundamental Parameters Functionality Reliability, Robustness Area Performance» Speed (delay)» Power Consumption» Energy Noise in Digital Integrated Circuits v(t) V DD i(t) (a)
More informationEE 560 MOS INVERTERS: DYNAMIC CHARACTERISTICS. Kenneth R. Laker, University of Pennsylvania
1 EE 560 MOS INVERTERS: DYNAMIC CHARACTERISTICS C gsp V DD C sbp C gd, C gs, C gb -> Oxide Caps C db, C sb -> Juncion Caps 2 S C in -> Ineconnec Cap G B D C dbp V in C gdp V ou C gdn D C dbn G B S C in
More informationPhysical Limitations of Logic Gates Week 10a
Physical Limiaions of Logic Gaes Week 10a In a compuer we ll have circuis of logic gaes o perform specific funcions Compuer Daapah: Boolean algebraic funcions using binary variables Symbolic represenaion
More informationDiscussions start next week Labs start in week 3 Homework #1 is due next Friday
EECS141 1 Discussions start next week Labs start in week 3 Homework #1 is due next Friday Everyone should have an EECS instructional account Use cory, quasar, pulsar EECS141 2 1 CMOS LEAKAGE CHARACTERIZATION
More informationUNIVERSITY OF CALIFORNIA AT BERKELEY
Homework #10 Soluions EECS 40, Fall 2006 Prof. Chang-Hasnain Due a 6 pm in 240 Cory on Wednesday, 04/18/07 oal Poins: 100 Pu (1) your name and (2) discussion secion number on your homework. You need o
More informationHV513 8-Channel Serial to Parallel Converter with High Voltage Push-Pull Outputs, POL, Hi-Z, and Short Circuit Detect
H513 8-Channel Serial o Parallel Converer wih High olage Push-Pull s, POL, Hi-Z, and Shor Circui Deec Feaures HCMOS echnology Operaing oupu volage of 250 Low power level shifing from 5 o 250 Shif regiser
More informationEEC 118 Lecture #15: Interconnect. Rajeevan Amirtharajah University of California, Davis
EEC 118 Lecure #15: Inerconnec Rajeevan Amiraraja Universiy of California, Davis Ouline Review and Finis: Low Power Design Inerconnec Effecs: Rabaey C. 4 and C. 9 (Kang & Leblebici, 6.5-6.6) Amiraraja,
More informationChapter 4. Circuit Characterization and Performance Estimation
VLSI Design Chaper 4 Circui Characerizaion and Performance Esimaion Jin-Fu Li Chaper 4 Circui Characerizaion and Performance Esimaion Resisance & Capaciance Esimaion Swiching Characerisics Transisor Sizing
More informationChapter 6 MOSFET in the On-state
Chaper 6 MOSFET in he On-sae The MOSFET (MOS Field-Effec Transisor) is he building block of Gb memory chips, GHz microprocessors, analog, and RF circuis. Mach he following MOSFET characerisics wih heir
More informationSequential Logic. Digital Integrated Circuits A Design Perspective. Latch versus Register. Naming Conventions. Designing Sequential Logic Circuits
esigning Sequenial Logic Circuis Adaped from Chaper 7 of igial egraed Circuis A esign Perspecive Jan M. Rabaey e al. Copyrigh 23 Prenice Hall/Pearson Sequenial Logic pus Curren Sae COMBINATIONAL LOGIC
More informationEE 330 Lecture 41. Digital Circuits. Propagation Delay With Multiple Levels of Logic Overdrive
EE 330 Lecure 41 Digial ircuis Propagaion Delay Wih Muliple Levels of Logic Overdrive Review from Las Time The Reference Inverer Reference Inverer V DD R =R PD PU = IN= 4OX WMIN LMIN V IN M 2 M 1 L VTn.2VDD
More informationPhase Noise in CMOS Differential LC Oscillators
Phase Noise in CMOS Differenial LC Oscillaors Ali Hajimiri Thomas H. Lee Sanford Universiy, Sanford, CA 94305 Ouline Inroducion and Definiions Tank Volage Noise Sources Effec of Tail Curren Source Measuremen
More informationUT Austin, ECE Department VLSI Design 5. CMOS Gate Characteristics
La moule: CMOS Tranior heory Thi moule: DC epone Logic Level an Noie Margin Tranien epone Delay Eimaion Tranior ehavior 1) If he wih of a ranior increae, he curren will ) If he lengh of a ranior increae,
More informationBasic Principles of Sinusoidal Oscillators
Basic Principles of Sinusoidal Oscillaors Linear oscillaor Linear region of circui : linear oscillaion Nonlinear region of circui : ampliudes sabilizaion Barkhausen crierion X S Amplifier A X O X f Frequency-selecive
More informationFeatures / Advantages: Applications: Package: Y4
IGBT (NPT) Module CES = x 1 I C = 9 =. CE(sa) Phase leg Par number MII7-13 1 Backside: isolaed 7 3 Feaures / dvanages: pplicaions: Package: Y NPT IGBT echnology low sauraion volage low swiching losses
More informationFeatures / Advantages: Applications: Package: Y4
IGBT (NPT) Module CES = 12 I C25 = 16 = 2.2 CE(sa) Buck Chopper + free wheeling Diode Par number MDI145-123 Backside: isolaed 1 7 6 3 2 Feaures / dvanages: pplicaions: Package: Y4 NPT IGBT echnology low
More informationFeatures / Advantages: Applications: Package: Y4
IGBT (NPT) Module CES = 12 I C2 = 16 = 2.2 CE(sa) Boos Chopper + free wheeling Diode Par number MID14-123 Backside: isolaed 1 3 4 2 Feaures / dvanages: pplicaions: Package: Y4 NPT IGBT echnology low sauraion
More informationChapter 7 Response of First-order RL and RC Circuits
Chaper 7 Response of Firs-order RL and RC Circuis 7.- The Naural Response of RL and RC Circuis 7.3 The Sep Response of RL and RC Circuis 7.4 A General Soluion for Sep and Naural Responses 7.5 Sequenial
More informationMore Digital Logic. t p output. Low-to-high and high-to-low transitions could have different t p. V in (t)
EECS 4 Spring 23 Lecure 2 EECS 4 Spring 23 Lecure 2 More igial Logic Gae delay and signal propagaion Clocked circui elemens (flip-flop) Wriing a word o memory Simplifying digial circuis: Karnaugh maps
More informationEECE 301 Signals & Systems Prof. Mark Fowler
EECE 3 Signals & Sysems Prof. Mark Fowler Noe Se # Wha are Coninuous-Time Signals??? /6 Coninuous-Time Signal Coninuous Time (C-T) Signal: A C-T signal is defined on he coninuum of ime values. Tha is:
More informationEE 330 Lecture 40. Digital Circuits. Propagation Delay With Multiple Levels of Logic Overdrive
EE 330 Lecure 0 Digial ircuis Propagaion Delay Wih Muliple Levels of Logic Overdrive Review from Las Time Propagaion Delay in Saic MOS Family F Propagaion hrough k levels of logic + + + + HL HLn LH(n-1)
More informationIntroduction to Digital Circuits
The NMOS nerer The NMOS Depleion oad 50 [ D ] µ A GS.0 + 40 30 0 0 Resisance characerisic of Q 3 4 5 6 GS 0.5 GS 0 GS 0.5 GS.0 GS.5 [ ] DS GS i 0 Q Q Depleion load Enhancemen drier Drain characerisic of
More informationEE 330 Lecture 41. Digital Circuits. Propagation Delay With Multiple Levels of Logic Optimally driving large capacitive loads
EE 330 Lecure Digial Circuis Propagaion Delay Wih uliple Levels of Logic Opimally driving large capaciive loads Review from Las Time Propagaion Delay in uliple- Levels of Logic wih Sage Loading nalysis
More informationEE 435 Lecture 42. Phased Locked Loops and VCOs
EE 435 Lecure 42 d Locked Loops and VCOs Basis PLL Archiecure Loop Filer (LF) Volage Conrolled Oscillaor (VCO) Frequency Divider N Applicaions include: Frequency Demodulaion Frequency Synhesis Clock Synchronizaion
More informationThe problem with linear regulators
he problem wih linear regulaors i in P in = i in V REF R a i ref i q i C v CE P o = i o i B ie P = v i o o in R 1 R 2 i o i f η = P o P in iref is small ( 0). iq (quiescen curren) is small (probably).
More informationUniversity of Cyprus Biomedical Imaging and Applied Optics. Appendix. DC Circuits Capacitors and Inductors AC Circuits Operational Amplifiers
Universiy of Cyprus Biomedical Imaging and Applied Opics Appendix DC Circuis Capaciors and Inducors AC Circuis Operaional Amplifiers Circui Elemens An elecrical circui consiss of circui elemens such as
More informationEECE 301 Signals & Systems Prof. Mark Fowler
EECE 3 Signals & Sysems Prof. Mark Fowler Noe Se #2 Wha are Coninuous-Time Signals??? Reading Assignmen: Secion. of Kamen and Heck /22 Course Flow Diagram The arrows here show concepual flow beween ideas.
More informationAn On-Chip All-Digital Measurement Circuit to Characterize Phase-Locked Loop Response in 45-nm SOI
An On-Chip All-Digial Measuremen Circui o Characerize Phase-Locked Loop Response in 45-nm SOI Dennis Fischee, Richard DeSanis, John H. Lee AMD, Sunnyvale, California, USA MIT, Cambridge, Massachuses, USA
More informationSOTiny TM LVDS High-Speed Differential Line Receiver. Features. Description. Applications. Pinout. Logic Diagram. Function Table
67890678906789067890678906789067890678906789067890678906789067890 SOTiny TM LVDS High-Speed Differenial Line Receiver Feaures Mees or Exceeds he Requiremens of NSI TI/EI-6-99 Sandard Signaling raes up
More informationTopic Astable Circuits. Recall that an astable circuit has two unstable states;
Topic 2.2. Asable Circuis. Learning Objecives: A he end o his opic you will be able o; Recall ha an asable circui has wo unsable saes; Explain he operaion o a circui based on a Schmi inverer, and esimae
More informationXPT IGBT Module MIXA450PF1200TSF. Phase leg + free wheeling Diodes + NTC MIXA450PF1200TSF. Part number
XPT IGBT Module CS 2x 12 I C25 1.8 C(sa) Phase leg + free wheeling Diodes + NTC Par number Backside: isolaed 5 2 1 8 7 9 3 4 /11 Feaures / dvanages: pplicaions: Package: SimBus F High level of inegraion
More informationLecture -14: Chopper fed DC Drives
Lecure -14: Chopper fed DC Drives Chopper fed DC drives o A chopper is a saic device ha convers fixed DC inpu volage o a variable dc oupu volage direcly o A chopper is a high speed on/off semiconducor
More informationQuad 2-Input OR Gate High-Performance Silicon-Gate CMOS
TECNICAL DATA Quad 2-Inpu OR ae igh-performance Silicon-ae CMOS The is idenical in pinou o he LS/ALS32. The device inpus are compaible wih sandard CMOS oupus; wih pullup resisors, hey are compaible wih
More informationChapter 2: Logical levels, timing and delay
28.1.216 haper 2: Logical levels, iming and delay Dr.-ng. Sefan Werner Winersemeser 216/17 Table of conen haper 1: Swiching lgebra haper 2: Logical Levels, Timing & Delays haper 3: Karnaugh-Veich-Maps
More informationMC74HC138A. 1 of 8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS
of 8 Decoder/ Demuliplexer High Performance Silicon Gae CMOS The is idenical in pinou o he LS8. The device inpus are compaible wih sandard CMOS oupus; wih pullup resisors, hey are compaible wih LSTTL oupus.
More informationLAPLACE TRANSFORM AND TRANSFER FUNCTION
CHBE320 LECTURE V LAPLACE TRANSFORM AND TRANSFER FUNCTION Professor Dae Ryook Yang Spring 2018 Dep. of Chemical and Biological Engineering 5-1 Road Map of he Lecure V Laplace Transform and Transfer funcions
More informationSlides: CMOS Basics.
MO Basics ysem-on-hi oluions & Archiecures Technische Universiä München www.lis.ei.um.de Module ouline Inroducion o MO Where is MO? Wha is MO? Why is MO so aracive? How does MO work? Basics MO evice Basics
More information( ) ( ) if t = t. It must satisfy the identity. So, bulkiness of the unit impulse (hyper)function is equal to 1. The defining characteristic is
UNIT IMPULSE RESPONSE, UNIT STEP RESPONSE, STABILITY. Uni impulse funcion (Dirac dela funcion, dela funcion) rigorously defined is no sricly a funcion, bu disribuion (or measure), precise reamen requires
More informationPI74STX1G126. SOTiny Gate STX Buffer with 3-State Output. Features. Descriptio n. Block Diagram. Pin Configuration
PI74STXG6 4567890456789045678904567890456789045678904567890456789045678904567890456789045678904567890 4567890456789045678904567890456789045678904567890456789045678904567890456789045678904567890 SOTiny
More informationEE 301 Lab 2 Convolution
EE 301 Lab 2 Convoluion 1 Inroducion In his lab we will gain some more experience wih he convoluion inegral and creae a scrip ha shows he graphical mehod of convoluion. 2 Wha you will learn This lab will
More informationCosmic Feb 06, 2007 by Raja Reddy P
osmic ircuis@iisc, Feb 6, 7 by aja eddy P. ou() i() alculae ou(s)/(s). plo o(). calculae ime consan and pole frequency. ou ( e τ ) ou (s) ( s) Time consan (/) Pole frequency : ω p. i() n he above circui
More informationThe CMOS Inverter: A First Glance
The CMOS Inverter: A First Glance V DD V in V out C L CMOS Properties Full rail-to-rail swing Symmetrical VTC Propagation delay function of load capacitance and resistance of transistors No static power
More informationSilicon Controlled Rectifiers UNIT-1
Silicon Conrolled Recifiers UNIT-1 Silicon Conrolled Recifier A Silicon Conrolled Recifier (or Semiconducor Conrolled Recifier) is a four layer solid sae device ha conrols curren flow The name silicon
More informationHomework-8(1) P8.3-1, 3, 8, 10, 17, 21, 24, 28,29 P8.4-1, 2, 5
Homework-8() P8.3-, 3, 8, 0, 7, 2, 24, 28,29 P8.4-, 2, 5 Secion 8.3: The Response of a Firs Order Circui o a Consan Inpu P 8.3- The circui shown in Figure P 8.3- is a seady sae before he swich closes a
More informationdv 7. Voltage-current relationship can be obtained by integrating both sides of i = C :
EECE202 NETWORK ANALYSIS I Dr. Charles J. Kim Class Noe 22: Capaciors, Inducors, and Op Amp Circuis A. Capaciors. A capacior is a passive elemen designed o sored energy in is elecric field. 2. A capacior
More informationAnalog Multiplexer Demultiplexer High-Performance Silicon-Gate CMOS
TECHNICAL DATA IW0B Analog Muliplexer Demuliplexer HighPerformance SiliconGae CMOS The IW0B analog muliplexer/demuliplexer is digially conrolled analog swiches having low ON impedance and very low OFF
More informationnon-linear oscillators
non-linear oscillaors The invering comparaor operaion can be summarized as When he inpu is low, he oupu is high. When he inpu is high, he oupu is low. R b V REF R a and are given by he expressions derived
More informationLearning Objectives: Practice designing and simulating digital circuits including flip flops Experience state machine design procedure
Lab 4: Synchronous Sae Machine Design Summary: Design and implemen synchronous sae machine circuis and es hem wih simulaions in Cadence Viruoso. Learning Objecives: Pracice designing and simulaing digial
More information(b) (a) (d) (c) (e) Figure 10-N1. (f) Solution:
Example: The inpu o each of he circuis shown in Figure 10-N1 is he volage source volage. The oupu of each circui is he curren i( ). Deermine he oupu of each of he circuis. (a) (b) (c) (d) (e) Figure 10-N1
More informationU(t) (t) -U T 1. (t) (t)
Prof. Dr.-ng. F. Schuber Digial ircuis Exercise. () () A () - T T The highpass is driven by he square pulse (). alculae and skech A (). = µf, = KΩ, = 5 V, T = T = ms. Exercise. () () A () T T The highpass
More informationDesigning Information Devices and Systems I Spring 2019 Lecture Notes Note 17
EES 16A Designing Informaion Devices and Sysems I Spring 019 Lecure Noes Noe 17 17.1 apaciive ouchscreen In he las noe, we saw ha a capacior consiss of wo pieces on conducive maerial separaed by a nonconducive
More informationL1, L2, N1 N2. + Vout. C out. Figure 2.1.1: Flyback converter
page 11 Flyback converer The Flyback converer belongs o he primary swiched converer family, which means here is isolaion beween in and oupu. Flyback converers are used in nearly all mains supplied elecronic
More informationModeling the Overshooting Effect for CMOS Inverter in Nanometer Technologies
Modeling he Overshooing Effec for CMOS Inverer in Nanomeer Technologies Zhangcai Huang, Hong Yu, Asushi Kurokawa and Yasuaki Inoue Graduae School of Informaion, Producion and Sysems, Waseda Universiy,
More informationNon Linear Op Amp Circuits.
Non Linear Op Amp ircuis. omparaors wih 0 and non zero reference volage. omparaors wih hyseresis. The Schmid Trigger. Window comparaors. The inegraor. Waveform conversion. Sine o ecangular. ecangular o
More informationApplication Note AN Software release of SemiSel version 3.1. New semiconductor available. Temperature ripple at low inverter output frequencies
Applicaion Noe AN-8004 Revision: Issue Dae: Prepared by: 00 2008-05-21 Dr. Arend Winrich Ke y Words: SemiSel, Semiconducor Selecion, Loss Calculaion Sofware release of SemiSel version 3.1 New semiconducor
More informationPI5A3157. SOTINY TM Low Voltage SPDT Analog Switch 2:1 Mux/Demux Bus Switch. Features. Descriptio n. Applications. Connection Diagram Pin Description
PI53157 OINY M Low Volage PD nalog wich 2:1 Mux/Demux Bus wich Feaures CMO echnology for Bus and nalog pplicaions Low ON Resisance: 8-ohms a 3.0V Wide Range: 1.65V o 5.5V Rail-o-Rail ignal Range Conrol
More informationMC74HC595A. 8-Bit Serial-Input/Serial or Parallel-Output Shift Register with Latched 3-State Outputs. High Performance Silicon Gate CMOS
8-Bi Serial-Inpu/Serial or Parallel-Oupu Shif Regiser wih Lached 3-Sae Oupus High Performance Silicon Gae COS The C74HC55A consiss of an 8 bi shif regiser and an 8 bi D ype lach wih hree sae parallel oupus.
More informationELG 2135 ELECTRONICS I SIXTH CHAPTER: DIGITAL CIRCUITS
ELG 35 ELECTRONICS I SIXTH CHAPTER: DIGITAL CIRCUITS Session WINTER 003 Dr. M. YAGOUB Sixh Chaper: Digial Circuis VI - _ This las chaper is devoed o digial circuis and paricularly o MOS digial inegraed
More informationType Ordering Code Package TLE 4729 G Q67006-A9225 P-DSO-24-3 (SMD)
2-Phase Sepper-Moor Driver Bipolar-IC TE 4729 G Feaures 2.7 amp. full bridge oupus Inegraed driver, conrol logic and curren conrol (chopper) ery low curren consumpion in inhibi mode Fas free-wheeling diodes
More informationGuest Lectures for Dr. MacFarlane s EE3350 Part Deux
Gues Lecures for Dr. MacFarlane s EE3350 Par Deux Michael Plane Mon., 08-30-2010 Wrie name in corner. Poin ou his is a review, so I will go faser. Remind hem o go lisen o online lecure abou geing an A
More informationVoltage/current relationship Stored Energy. RL / RC circuits Steady State / Transient response Natural / Step response
Review Capaciors/Inducors Volage/curren relaionship Sored Energy s Order Circuis RL / RC circuis Seady Sae / Transien response Naural / Sep response EE4 Summer 5: Lecure 5 Insrucor: Ocavian Florescu Lecure
More informationEE100 Lab 3 Experiment Guide: RC Circuits
I. Inroducion EE100 Lab 3 Experimen Guide: A. apaciors A capacior is a passive elecronic componen ha sores energy in he form of an elecrosaic field. The uni of capaciance is he farad (coulomb/vol). Pracical
More informationPredator - Prey Model Trajectories and the nonlinear conservation law
Predaor - Prey Model Trajecories and he nonlinear conservaion law James K. Peerson Deparmen of Biological Sciences and Deparmen of Mahemaical Sciences Clemson Universiy Ocober 28, 213 Ouline Drawing Trajecories
More informationOptimized Stage Ratio of Tapered CMOS Inverters for Minimum Power and Mismatch Jitter Product
010 3rd Inernaional Conference on VLSI Design Opimized Sage Raio of Tapered CMOS Inverers for Minimum Power and Mismach Jier Produc R. Dua*, T. K Bhaacharyya*, X. Gao and E. A. M. Klumperink *E & ECE Deparmen,
More informationSemiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 6
Semiconducor Devices C. Hu: Modern Semiconducor Devices for Inegraed Circuis Chaper 6 For hose of you who are sudying a bachelor level and need he old course S-69.2111 Mikro- ja nanoelekroniikan perusee
More informationSFH636. Optocoupler, Phototransistor Output, 1 Mbd, 10 kv/ms CMR, Split CollectorTransistor Output VISHAY. Vishay Semiconductors.
Opocoupler, Phooransisor Oupu, Mbd, kv/ms CMR, Spli CollecorTransisor Oupu Feaures High Speed Opocoupler wihou Base Connecion Isolaion Tes Volage: 3 V RMS GaAlAs Emier Inegraed Deecor wih Phoo diode and
More information8. Basic RL and RC Circuits
8. Basic L and C Circuis This chaper deals wih he soluions of he responses of L and C circuis The analysis of C and L circuis leads o a linear differenial equaion This chaper covers he following opics
More informationDEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING EXAMINATIONS 2008
[E5] IMPERIAL COLLEGE LONDON DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING EXAMINATIONS 008 EEE/ISE PART II MEng BEng and ACGI SIGNALS AND LINEAR SYSTEMS Time allowed: :00 hours There are FOUR quesions
More informationHigh Speed Optocoupler, 1 MBd, Photodiode with Transistor Output. i179081
High Speed Opocoupler, MBd, Phoodiode wih Transisor Oupu Feaures Isolaion Tes Volage: V RMS TTL Compaible High Bi Raes:. Mbi/s High Common-Mode Inerference Immuniy Bandwidh. MHz Open-Collecor Oupu Exernal
More informationReading. Lecture 28: Single Stage Frequency response. Lecture Outline. Context
Reading Lecure 28: Single Sage Frequency response Prof J. S. Sih Reading: We are discussing he frequency response of single sage aplifiers, which isn reaed in he ex unil afer uli-sae aplifiers (beginning
More informationSystem-On-Chip. Embedding A/D Converters in SoC Applications. Overview. Nyquist Rate Converters. ADC Fundamentals Operations
Overview Embedding A/D Conversion in SoC applicaions Marin Anderson Dep. of Elecrical and Informaion Technology Lund Universiy, Sweden Fundamenal limiaions: Sampling and Quanizaion Pracical limiaions:
More informationEE247 Lecture 18. EECS 247 Lecture 18: Data Converters 2005 H.K. Page 1. Sampling Distortion Effect of Supply Voltage
EE247 Lecure 18 ADC Converers Sampling Sampling swich induced disorion Sampling swich conducance dependence on inpu volage Sampling swich charge injecion Complemenary swich Use of dummy device Boom-plae
More informationSFH636. Pb Pb-free. Optocoupler, Phototransistor Output, 1 Mbd, 10 kv/ms CMR, Split CollectorTransistor Output VISHAY. Vishay Semiconductors
Opocoupler, Phooransisor Oupu, Mbd, kv/ms CMR, Spli CollecorTransisor Oupu Feaures High Speed Opocoupler wihou Base Connecion Isolaion Tes Volage: 3 V RMS GaAlAs Emier Inegraed Deecor wih Phoo diode and
More informationMC14175BDR2G. Quad Type D Flip Flop
MC475B Quad Type D FlipFlop The MC475B quad ype D flipflop is coruced wih MOS Pchannel and Nchannel enhancemen mode devices in a single monolihic srucure. Each of he four flipflops is posiiveedge riggered
More informationStandard Rectifier Module
UB2-6NOX Sandard ecifier Module M = 6 I = 8 D 3~ ecifier I SM = Brake hopper ES = 2 I = 8 25 E(sa) =.7 3~ ecifier Bridge + Brake Uni Par number UB2-6NOX M/O S Backside: isolaed ~6 ~E6 ~K6 U/ W M/O W U
More informationMAE143A Signals & Systems - Homework 2, Winter 2014 due by the end of class Thursday January 23, 2014.
MAE43A Signals & Sysems - Homework, Winer 4 due by he end of class Thursday January 3, 4. Quesion Zener diode malab [Chaparro Quesion.] A zener diode circui is such ha an oupu corresponding o an inpu v
More informationSensing distance. 2 mm (slot width)
Phoomicrosensor (Transmissive) EE-SX3 Ulra-Compac Slo / SMD Type (Slo widh: mm) PCB surface mouning ype. High resoluion wih a.3-mm-wide aperure. Be sure o read Safey Precauions on page 3. Ordering Informaion
More informationEECE 301 Signals & Systems Prof. Mark Fowler
EECE 31 Signals & Sysems Prof. Mark Fowler Noe Se #1 C-T Sysems: Convoluion Represenaion Reading Assignmen: Secion 2.6 of Kamen and Heck 1/11 Course Flow Diagram The arrows here show concepual flow beween
More informationonlinecomponents.com OPTOLOGIC OPTICAL INTERRUPTER SWITCH QVE00112 PACKAGE DIMENSIONS FEATURES 6/10/04
PACKAGE DIMENSIONS.714 (18.15).123 (3.125).189 (4.82).14 (.356).327 (8.31) Ø 3.3.1 (2.54).173 (4.4) OPTICAL C L 13.78 (35) ±.275 (7).316 (8.25) GRN WHT.464 (11.8).143 (3.625).118 (3.) GRY.173 (4.4).246.276
More informationSOTiny Gate STX. Input. Descriptio n. Features. Block Diagram. Pin Configuration. Recommended Operating Conditions (1) Pin Description.
PI74STXG08 4567890456789045678904567890456789045678904567890456789045678904567890456789045678904567890 4567890456789045678904567890456789045678904567890456789045678904567890456789045678904567890 - Feaures
More informationEECE251. Circuit Analysis I. Set 4: Capacitors, Inductors, and First-Order Linear Circuits
EEE25 ircui Analysis I Se 4: apaciors, Inducors, and Firs-Order inear ircuis Shahriar Mirabbasi Deparmen of Elecrical and ompuer Engineering Universiy of Briish olumbia shahriar@ece.ubc.ca Overview Passive
More informationToday in Physics 218: radiation reaction
Today in Physics 18: radiaion reacion Radiaion reacion The Abraham-Lorenz formula; radiaion reacion force The pah of he elecron in oday s firs example (radial decay grealy exaggeraed) 6 March 004 Physics
More informationCompetitive and Cooperative Inventory Policies in a Two-Stage Supply-Chain
Compeiive and Cooperaive Invenory Policies in a Two-Sage Supply-Chain (G. P. Cachon and P. H. Zipkin) Presened by Shruivandana Sharma IOE 64, Supply Chain Managemen, Winer 2009 Universiy of Michigan, Ann
More informationAnalytic Model and Bilateral Approximation for Clocked Comparator
Analyic Model and Bilaeral Approximaion for Clocked Comparaor M. Greians, E. Hermanis, G.Supols Insiue of, Riga, Lavia, e-mail: gais.supols@edi.lv Research is suppored by: 1) ESF projec Nr.1DP/1.1.1.2.0/09/APIA/VIAA/020,
More information7. Capacitors and Inductors
7. Capaciors and Inducors 7. The Capacior The ideal capacior is a passive elemen wih circui symbol The curren-volage relaion is i=c dv where v and i saisfy he convenions for a passive elemen The capacior
More informationINDEX. Transient analysis 1 Initial Conditions 1
INDEX Secion Page Transien analysis 1 Iniial Condiions 1 Please inform me of your opinion of he relaive emphasis of he review maerial by simply making commens on his page and sending i o me a: Frank Mera
More informationMC74HC244A Octal 3 State Noninverting Buffer/Line Driver/ Line Receiver
Ocal Sae Noninvering uffer/line Driver/ Line Receiver High Performance Silicon Gae COS The C74HC244 is idenical in pinou o he LS244. The device inpus are compaible wih sandard COS oupus; wih pullup resisors,
More informationCHAPTER 2 Signals And Spectra
CHAPER Signals And Specra Properies of Signals and Noise In communicaion sysems he received waveform is usually caegorized ino he desired par conaining he informaion, and he undesired par. he desired par
More informationSOLUTIONS TO ECE 3084
SOLUTIONS TO ECE 384 PROBLEM 2.. For each sysem below, specify wheher or no i is: (i) memoryless; (ii) causal; (iii) inverible; (iv) linear; (v) ime invarian; Explain your reasoning. If he propery is no
More informationData Sheet, Rev. 1.1, September 2011 HITFET - BTS3405G. Smart Low-Side Power Switch. Automotive Power
Daa Shee, Rev. 1.1, Sepember 2011 HITFET - Smar Low-Side Power Swich Auomoive Power 1 Overview....................................................................... 3 2 Block Diagram...................................................................
More informationMC74HC165A. 8 Bit Serial or Parallel Input/ Serial Output Shift Register. High Performance Silicon Gate CMOS
MC74CA 8 Bi Serial or Parallel Inpu/ Serial Oupu Shif Regiser igh Performance Silicon Gae CMOS The MC74CA is idenical in pinou o he S. The device inpus are compaible wih sandard CMOS oupus; wih pullup
More informationMC3x063A 1.5-A Peak Boost/Buck/Inverting Switching Regulators
MC3303A, MC3403A SLLS3N DECEMBER 004 REVISED JANUARY 05 MC3x03A.5-A Peak Boos/Buck/Invering Swiching Regulaors Feaures 3 Descripion Wide Inpu Volage Range: 3 V o 40 V The MC3303A and MC3403A devices are
More informationSFH6345. High Speed Optocoupler, 1 Mbd, 15 kv/ms CMR, Transistor Output Features VISHAY. Vishay Semiconductors. Agency Approvals.
High Speed Opocoupler, Mbd, kv/ms CMR, Transisor Oupu Feaures Direc Replacemen for HCPL43 High Speed Opocoupler wihou Base Connecion Isolaion Tes Volage: 3 V RMS GaAlAs Emier Inegraed Deecor wih Phoo diode
More informationLecture 13 RC/RL Circuits, Time Dependent Op Amp Circuits
Lecure 13 RC/RL Circuis, Time Dependen Op Amp Circuis RL Circuis The seps involved in solving simple circuis conaining dc sources, resisances, and one energy-sorage elemen (inducance or capaciance) are:
More informationCHAPTER 6: FIRST-ORDER CIRCUITS
EEE5: CI CUI T THEOY CHAPTE 6: FIST-ODE CICUITS 6. Inroducion This chaper considers L and C circuis. Applying he Kirshoff s law o C and L circuis produces differenial equaions. The differenial equaions
More informationLaplace Transforms. Examples. Is this equation differential? y 2 2y + 1 = 0, y 2 2y + 1 = 0, (y ) 2 2y + 1 = cos x,
Laplace Transforms Definiion. An ordinary differenial equaion is an equaion ha conains one or several derivaives of an unknown funcion which we call y and which we wan o deermine from he equaion. The equaion
More informationECE 438: Digital Integrated Circuits Assignment #4 Solution The Inverter
ECE 438: Digital Integrated Circuits Assignment #4 The Inverter Text: Chapter 5, Digital Integrated Circuits 2 nd Ed, Rabaey 1) Consider the CMOS inverter circuit in Figure P1 with the following parameters.
More information