Chapter 6 MOSFET in the On-state

Size: px
Start display at page:

Download "Chapter 6 MOSFET in the On-state"

Transcription

1 Chaper 6 MOSFET in he On-sae The MOSFET (MOS Field-Effec Transisor) is he building block of Gb memory chips, GHz microprocessors, analog, and RF circuis. Mach he following MOSFET characerisics wih heir applicaions: small size high speed low power high gain Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-1

2 6.1 nroducion o he MOSFET Basic MOSFET srucure and characerisics Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-2

3 6.1 nroducion o he MOSFET Two ways of represening a MOSFET: Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-3

4 nvenion of he Field-Effec Transisor Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-4

5 nvenion of he Field-Effec Transisor n 1935, a Briish paen was issued o Oskar Heil. A working MOSFET was no demonsraed unil Using oday s erminology, wha are 1, 2, and 6? Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-5

6 Today s MOSFET Technology Gae oxides as hin as 1.2 nm can be manufacured reproducibly. Large unneling curren hrough he oxide limis oxide-hickness reducion. Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-6

7 6.2 Complemenary MOSFETs NFET PFET When g dd, he NFET is on and he PFET is off. When g 0, he PFET is on and he NFET is off. Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-7

8 CMOS (Complemenary MOS) nverer in PFET NFET dd S D D S 0 0 A CMOS inverer is made of a PFET pull-up device and a NFET pull-down device. ou? if in 0. C: ou capaciance (of inerconnec, ec.) Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-8

9 CMOS (Complemenary MOS) nverer dd Conac in P + 0 ou dd PFET P + N + N+ P + P + N + N-well N-well P-subsrae in ou NFET and PFET can be fabricaed on he same chip. 0 NFET N + basic layou of a CMOS inverer Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-9

10 6.3 Surface Mobiliies of Elecrons and Holes g dd, dd > 0 How o measure he surface mobiliy: W Q WC oxe inv v ( g WQ µ inv ) µ ns ns / L WQ inv µ ns / L Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-10

11 Surface mobiliy is a funcion of he average of he fiel a he boom and he op of he inversion charge layer, b and. From Gauss s Law, g gae b Q dep /ε s + φ Q / C fb s dep oxe N T oxe b W dmax N Therefore, P-body b C ε ( Q + φ ) oxe ( fb s s b C ε oxe s dep Q ( + Q inv inv s ) / ε / ε fb s b + φ ) C + ε s oxe s ( ) 1 2 ( b + ) Coxe 2ε s Coxe 2ε s ( ( + 6T + oxe fb ) 2φ ) s Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-11

12 Universal Surface Mobiliies ( )/6T oxe (M/cm) Mobiliy is a funcion of,, and T oxe. (NFET) (PFET) Wha suppresses he surface mobiliy: phonon scaering coulombic scaering surface roughness scaering ( )/6T oxe (M/cm) Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-12

13 EXAMPLE: Wha is he surface mobiliy a 1 in an N-channel MOSFET wih 0.3 and T oxe 2 nm? Soluion: ( ) / 6T 1.5 / M/cm 7 oxe cm 1 M is a megavol (10 6 ). From he mobiliy figure, µ ns 190 cm2/s, which is several imes smaller han he bulk mobiliy. Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-13

14 6.4 MOSFET and he Body Effec How o Measure he of a MOSFET 50m is measured by exrapolaing he versus curve o 0. a W Coxe( ) µ ns L Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-14

15 6.4 MOSFET and he Body Effec C dep ε s W d max Two capaciors > wo charge componens Q C ( ) + C inv oxe dep Cdep C oxe( ( + sb)) C oxe sb Redefine as ( sb ) C dep 0 + sb 0 Coxe + α sb Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-15

16 6.4 MOSFET and he Body Effec body effec: is a funcion of sb body effec coefficien: α C dep /C oxe 3T oxe / W dmax When he source-body juncion is reverse-biased, he NFET increases and he PFET becomes more negaive. model daa PFET () 0 0 NFET sb () s he body effec a good hing? How can i be reduced? Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-16

17 Rerograde Body Doping Profiles Body Doping (cm -3 ) Deph (µm) model daa PFET () 0 0 NFET sb () W dep does no vary wih sb. Rerograde doping is popular because i reduces off-sae leakage. Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-17

18 Uniform Body Doping When he source/body juncion is reverse-biased, here are wo quasi-fermi levels (E fn and E fp ) which are separaed by q sb. An NMOSFET reaches hreshold of inversion when E c is close o E fn, no E fp. This requires he band-bending o be 2φ B + sb, no 2φ B. 0 + qn C a oxe 2ε s ( 2φ B + sb 2φ B ) 0 + γ ( 2φ B + sb 2φ B ) γ is he body-effec parameer. Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-18

19 6.5 Q inv in MOSFET Channel volage c s a x 0 and c d a x L. Q inv C oxe ( cs 0 α ( sb + cs ) C oxe ( cs ( 0 +α sb ) α cs ) C oxe ( m cs ) m 1 +α 1+ 3T oxe /W dmax m is called he body-effec facor or bulk-charge facor Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-19

20 6.6 Basic MOSFET Model WQ inv v WQ inv µ ns WC oxe ( m cs )µ ns d cs /dx L dx WCoxeµ ns ( mcs 0 0 ) d cs L WC oxe µ ns ( m /2) W C µ oxe s ( L m 2 ) Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-20

21 a : Drain Sauraion olage d d W 0 Coxeµ ns ( m ) L a m Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-21

22 a > a cs cs (a) a (e) a x x 0 L 0 L Q inv C ox ( g m cs ) Q inv (b) (f) x x 0 L 0 L µ n Q in v d cs /dx µ n Q in v d cs /dx (c) (g) a a 0 L x 0 L x E c - - E c source source (d) drain (h) a drain Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-22

23 Sauraion Curren and Transconducance linear region, sauraion region a W Coxeµ 2mL ns ( 2 ) ransconducance: g m d /d g msa W Coxeµ ml ns ( ) Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-23

24 6.7.1 CMOS nverer olage Transfer Curve Regeneraion of Digial Signal PFET 2 S dd in 0 PFET (ma) dd 0.2 NFET in 2 D in 0.5 in 1.5 in D ou 0.1 NFET S in 1 in dd (ma) in 1.5 in () in 2 in 0 dd ou () dd ou () in () Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-24

25 6.7.2 CMOS nverer Delay dd C C dd 2 2τ d τ d : propagaion delay Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-25

26 τ d 1 2 pull up pull down τ d R N ( pull down C and delay ( delay 1 C 2 + delay dd ap C 2 1 dd an dd 4 an ap R P CMOS nverer Delay 2 dd on 2 ) + a ( pull up dd g dd ) delay) How can he speed of an inverer circui be improved? Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-26

27 6.7.3 CMOS Power Consumpion P dynamic dd average curren C 2 dd f P saic dd off P direc pah dd 5 0.2P a r dynamic + 2 f f 0.2C 2 dd f Toal power consumpion P 1.2C f + 2 dd dd off Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-27

28 Logic Gaes dd AB A B This wo-inpu NAND gae and many oher logic gaes are exensions of he inverer. Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-28

29 6.8 elociy Sauraion v 1 µ + s sa << sa : v µ s >> sa : v µ s sa velociy sauraion has large and deleerious effec on he on of MOSFETS Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-29

30 6.9 MOSFET Model wih elociy Sauraion L WQ WC inv oxe 0 0 L dx WC v ( oxe [ WC µ ns ( m oxe cs µ ns ( µ nsd ) d 1+ dx m 2 m cs ) cs cs / dx / sa ) / / sa sa ] d cs Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-30

31 6.9 MOSFET Model wih elociy Sauraion W L C oxe µ ns ( 1+ sa L m 2 ) long - channel 1+ / sa L Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-31

32 6.9 MOSFET Model wih elociy Sauraion Solving a 1+ d d 0, 2( 1+ 2( ) / m ) / m sa L A simpler and more accurae a is: 1 a m + 1 sa L sa 2v µ sa s Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-32

33 EXAMPLE: Drain Sauraion olage Quesion: A 1.8, wha is he a of an NFET wih T oxe 3 nm, 0.25, and W dmax 45 nm for (a) L 10 µm, (b) L 1 um, (c) L 0.1 µm, and (d) L 0.05 µm? Soluion: From,, and T oxe, µ ns is 200 cm 2-1 s -1. sa 2v sa /µ es /cm m 1 + 3T oxe /W dmax 1.2 a m + 1 sa L 1 Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-33

34 EXAMPLE: Drain Sauraion olage a m + 1 sa L 1 (a) L 10 µm, a (1/ /80) (b) L 1 µm, a (1/ /8) (c) L 0.1 µm, a (1/ /.8) (d) L 0.05 µm, a (1/ /.4) Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-34

35 a wih elociy Sauraion Subsiuing a for in equaion gives: a W 2mL C oxe 2 ( ) µ s 1+ m L sa long - channel 1+ m L sa a ery shor channel case: a W C µ oxe s 2 Wv C ( sa oxe sa ( Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-35 sa L << ) sa L) a is proporional o raher han ( ) 2, no as sensiive o L as 1/L.

36 Measured MOSFET (ma/µm) L 0.15 µm (µa/µm) L 2.0 µm () 0.0 () Wha is he main difference beween he g dependences of he long- and shor-channel lengh curves? Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-36

37 PMOS and NMOS Characerisics The PMOS is qualiaively similar o he NMOS, bu he curren is abou half as large. How can we design a CMOS inverer so ha is volage ransfer curve is symmeric? Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-37

38 6.10 Parasiic Source-Drain Resisance conac meal dielecric spacer G gae oxide S R s R d D channel CoSi 2 or TiSi 2 a0 f a0 g, a a0rs 1+ ( ) a is reduced by abou 15% in a 0.1µm MOSFET. a a0 + a (R s + R d ) N + source or drain Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-38

39 Definiions of Channel Lengh L drawn L g N N L, L eff, or L e L Ldrawn L Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-39

40 6.11 Exracion of he Series Resisance and he Effecive Channel Lengh WC L oxe drawn µ s L ( L WC ( oxe drawn ( L) )µ s ) ( Ω) daa inercep 1 nclude series resisance, R R d + R s, R R L + WC oxe L ( )µ drawn s L 1 2 L drawn (µm) Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-40

41 6.12 Source njecion elociy Limi gae E c S D N + N + - Carrier velociy is limied by he hermal velociy when hey firs ener he channel from he source. E v a WBv hx Q inv WBv hx C oxe ( ) Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-41

42 body effec sb Chaper Summary ( ) + α for seep rerograde body doping α 3T oxe / W dmax basic model W m Coxeµ s ( ) L 2 m sb dmax 1+ 3T oxe / W 1.2 Small α and m are desirable. Therefore, small T oxe is good. Ch.7 shows ha large W dmax is no accepable. CMOS circui speed is deermined by C dd / a, and is power by C dd2 f + dd off. Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-42

43 6.13 Chaper Summary characerisics can be divided ino a linear region and a sauraion region. sauraes a: a a m W C 2mL oxe µ ( s 2 ) ransconducance: g msa W Coxeµ ml s ( ) Considering velociy sauraion, a m 1 + sa L 1 a long - channel 1+ m L sa a Semiconducor Devices for negraed Circuis (C. Hu) Slide 6-43

Semiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 6

Semiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 6 Semiconducor Devices C. Hu: Modern Semiconducor Devices for Inegraed Circuis Chaper 6 For hose of you who are sudying a bachelor level and need he old course S-69.2111 Mikro- ja nanoelekroniikan perusee

More information

Introduction to Digital Circuits

Introduction to Digital Circuits The NMOS nerer The NMOS Depleion oad 50 [ D ] µ A GS.0 + 40 30 0 0 Resisance characerisic of Q 3 4 5 6 GS 0.5 GS 0 GS 0.5 GS.0 GS.5 [ ] DS GS i 0 Q Q Depleion load Enhancemen drier Drain characerisic of

More information

Outline. Chapter 2: DC & Transient Response. Introduction to CMOS VLSI. DC Response. Transient Response Delay Estimation

Outline. Chapter 2: DC & Transient Response. Introduction to CMOS VLSI. DC Response. Transient Response Delay Estimation Inroducion o CMOS VLSI Design Chaper : DC & Transien Response David Harris, 004 Updaed by Li Chen, 010 Ouline DC Response Logic Levels and Noise Margins Transien Response Delay Esimaion Slide 1 Aciviy

More information

Chapter 4. Circuit Characterization and Performance Estimation

Chapter 4. Circuit Characterization and Performance Estimation VLSI Design Chaper 4 Circui Characerizaion and Performance Esimaion Jin-Fu Li Chaper 4 Circui Characerizaion and Performance Esimaion Resisance & Capaciance Esimaion Swiching Characerisics Transisor Sizing

More information

EECS 141: FALL 00 MIDTERM 2

EECS 141: FALL 00 MIDTERM 2 Universiy of California College of Engineering Deparmen of Elecrical Engineering and Compuer Science J. M. Rabaey TuTh9:30-11am ee141@eecs EECS 141: FALL 00 MIDTERM 2 For all problems, you can assume he

More information

EE 560 MOS INVERTERS: DYNAMIC CHARACTERISTICS. Kenneth R. Laker, University of Pennsylvania

EE 560 MOS INVERTERS: DYNAMIC CHARACTERISTICS. Kenneth R. Laker, University of Pennsylvania 1 EE 560 MOS INVERTERS: DYNAMIC CHARACTERISTICS C gsp V DD C sbp C gd, C gs, C gb -> Oxide Caps C db, C sb -> Juncion Caps 2 S C in -> Ineconnec Cap G B D C dbp V in C gdp V ou C gdn D C dbn G B S C in

More information

Chapter 7 Response of First-order RL and RC Circuits

Chapter 7 Response of First-order RL and RC Circuits Chaper 7 Response of Firs-order RL and RC Circuis 7.- The Naural Response of RL and RC Circuis 7.3 The Sep Response of RL and RC Circuis 7.4 A General Soluion for Sep and Naural Responses 7.5 Sequenial

More information

Technology Scaling. 9nm. Advanced Digital IC-Design. Content. What happens when technology is scaled? Progress: Described by Gordon Moore

Technology Scaling. 9nm. Advanced Digital IC-Design. Content. What happens when technology is scaled? Progress: Described by Gordon Moore Advanced Digial IC-Design Conen 0.μm Wha happens when echnology is scaled? Technology caling 9nm ource Gae Drain ource Gae Drain ubsrae ubsrae IC Design pace Progress: Described by Gordon Moore peed Tradiional

More information

ES 250 Practice Final Exam

ES 250 Practice Final Exam ES 50 Pracice Final Exam. Given ha v 8 V, a Deermine he values of v o : 0 Ω, v o. V 0 Firs, v o 8. V 0 + 0 Nex, 8 40 40 0 40 0 400 400 ib i 0 40 + 40 + 40 40 40 + + ( ) 480 + 5 + 40 + 8 400 400( 0) 000

More information

Physical Limitations of Logic Gates Week 10a

Physical Limitations of Logic Gates Week 10a Physical Limiaions of Logic Gaes Week 10a In a compuer we ll have circuis of logic gaes o perform specific funcions Compuer Daapah: Boolean algebraic funcions using binary variables Symbolic represenaion

More information

CHAP.4 Circuit Characteristics and Performance Estimation

CHAP.4 Circuit Characteristics and Performance Estimation HAP.4 ircui haracerisics and Performance Esimaion 4. Resisance esimaion R ρ l w (ohms) where ρ Resisiviy Thickness l onducor lengh w onducor widh l R Rs w where Rs Shee resisance (Ω/square) in 0.5µm o

More information

L1, L2, N1 N2. + Vout. C out. Figure 2.1.1: Flyback converter

L1, L2, N1 N2. + Vout. C out. Figure 2.1.1: Flyback converter page 11 Flyback converer The Flyback converer belongs o he primary swiched converer family, which means here is isolaion beween in and oupu. Flyback converers are used in nearly all mains supplied elecronic

More information

Mobile Ion Effects on SiC MOS Bias- Temperature Instability Measurements

Mobile Ion Effects on SiC MOS Bias- Temperature Instability Measurements 14-15 Aug 2014 1 U.S. Army Research, Developmen and Engineering Command Mobile Ion Effecs on SiC MOS Bias- Temperaure Insabiliy Measuremens Daniel B. Habersa Neil Goldsman (UMD), and Aivars Lelis 14-15

More information

EE100 Lab 3 Experiment Guide: RC Circuits

EE100 Lab 3 Experiment Guide: RC Circuits I. Inroducion EE100 Lab 3 Experimen Guide: A. apaciors A capacior is a passive elecronic componen ha sores energy in he form of an elecrosaic field. The uni of capaciance is he farad (coulomb/vol). Pracical

More information

Reading from Young & Freedman: For this topic, read sections 25.4 & 25.5, the introduction to chapter 26 and sections 26.1 to 26.2 & 26.4.

Reading from Young & Freedman: For this topic, read sections 25.4 & 25.5, the introduction to chapter 26 and sections 26.1 to 26.2 & 26.4. PHY1 Elecriciy Topic 7 (Lecures 1 & 11) Elecric Circuis n his opic, we will cover: 1) Elecromoive Force (EMF) ) Series and parallel resisor combinaions 3) Kirchhoff s rules for circuis 4) Time dependence

More information

Sequential Logic. Digital Integrated Circuits A Design Perspective. Latch versus Register. Naming Conventions. Designing Sequential Logic Circuits

Sequential Logic. Digital Integrated Circuits A Design Perspective. Latch versus Register. Naming Conventions. Designing Sequential Logic Circuits esigning Sequenial Logic Circuis Adaped from Chaper 7 of igial egraed Circuis A esign Perspecive Jan M. Rabaey e al. Copyrigh 23 Prenice Hall/Pearson Sequenial Logic pus Curren Sae COMBINATIONAL LOGIC

More information

EE 330 Lecture 41. Digital Circuits. Propagation Delay With Multiple Levels of Logic Overdrive

EE 330 Lecture 41. Digital Circuits. Propagation Delay With Multiple Levels of Logic Overdrive EE 330 Lecure 41 Digial ircuis Propagaion Delay Wih Muliple Levels of Logic Overdrive Review from Las Time The Reference Inverer Reference Inverer V DD R =R PD PU = IN= 4OX WMIN LMIN V IN M 2 M 1 L VTn.2VDD

More information

NDS332P P-Channel Logic Level Enhancement Mode Field Effect Transistor

NDS332P P-Channel Logic Level Enhancement Mode Field Effect Transistor June 997 NS33P P-Channel Logic Level Enhancemen Mode Field Effec Transisor General escripion Feaures These P-Channel logic level enhancemen mode power field effec ransisors are produced using Fairchild's

More information

Silicon Controlled Rectifiers UNIT-1

Silicon Controlled Rectifiers UNIT-1 Silicon Conrolled Recifiers UNIT-1 Silicon Conrolled Recifier A Silicon Conrolled Recifier (or Semiconducor Conrolled Recifier) is a four layer solid sae device ha conrols curren flow The name silicon

More information

Lecture 13 RC/RL Circuits, Time Dependent Op Amp Circuits

Lecture 13 RC/RL Circuits, Time Dependent Op Amp Circuits Lecure 13 RC/RL Circuis, Time Dependen Op Amp Circuis RL Circuis The seps involved in solving simple circuis conaining dc sources, resisances, and one energy-sorage elemen (inducance or capaciance) are:

More information

EEC 118 Lecture #15: Interconnect. Rajeevan Amirtharajah University of California, Davis

EEC 118 Lecture #15: Interconnect. Rajeevan Amirtharajah University of California, Davis EEC 118 Lecure #15: Inerconnec Rajeevan Amiraraja Universiy of California, Davis Ouline Review and Finis: Low Power Design Inerconnec Effecs: Rabaey C. 4 and C. 9 (Kang & Leblebici, 6.5-6.6) Amiraraja,

More information

Lecture 28: Single Stage Frequency response. Context

Lecture 28: Single Stage Frequency response. Context Lecure 28: Single Sage Frequency response Prof J. S. Sih Conex In oday s lecure, we will coninue o look a he frequency response of single sage aplifiers, saring wih a ore coplee discussion of he CS aplifier,

More information

Reading. Lecture 28: Single Stage Frequency response. Lecture Outline. Context

Reading. Lecture 28: Single Stage Frequency response. Lecture Outline. Context Reading Lecure 28: Single Sage Frequency response Prof J. S. Sih Reading: We are discussing he frequency response of single sage aplifiers, which isn reaed in he ex unil afer uli-sae aplifiers (beginning

More information

9. Alternating currents

9. Alternating currents WS 9. Alernaing currens 9.1 nroducion Besides ohmic resisors, capaciors and inducions play an imporan role in alernaing curren (AC circuis as well. n his experimen, one shall invesigae heir behaviour in

More information

UNIVERSITY OF CALIFORNIA AT BERKELEY

UNIVERSITY OF CALIFORNIA AT BERKELEY Homework #10 Soluions EECS 40, Fall 2006 Prof. Chang-Hasnain Due a 6 pm in 240 Cory on Wednesday, 04/18/07 oal Poins: 100 Pu (1) your name and (2) discussion secion number on your homework. You need o

More information

dv 7. Voltage-current relationship can be obtained by integrating both sides of i = C :

dv 7. Voltage-current relationship can be obtained by integrating both sides of i = C : EECE202 NETWORK ANALYSIS I Dr. Charles J. Kim Class Noe 22: Capaciors, Inducors, and Op Amp Circuis A. Capaciors. A capacior is a passive elemen designed o sored energy in is elecric field. 2. A capacior

More information

UT Austin, ECE Department VLSI Design 5. CMOS Gate Characteristics

UT Austin, ECE Department VLSI Design 5. CMOS Gate Characteristics La moule: CMOS Tranior heory Thi moule: DC epone Logic Level an Noie Margin Tranien epone Delay Eimaion Tranior ehavior 1) If he wih of a ranior increae, he curren will ) If he lengh of a ranior increae,

More information

EE247 Lecture 18. EECS 247 Lecture 18: Data Converters 2005 H.K. Page 1. Sampling Distortion Effect of Supply Voltage

EE247 Lecture 18. EECS 247 Lecture 18: Data Converters 2005 H.K. Page 1. Sampling Distortion Effect of Supply Voltage EE247 Lecure 18 ADC Converers Sampling Sampling swich induced disorion Sampling swich conducance dependence on inpu volage Sampling swich charge injecion Complemenary swich Use of dummy device Boom-plae

More information

NDS356P P-Channel Logic Level Enhancement Mode Field Effect Transistor

NDS356P P-Channel Logic Level Enhancement Mode Field Effect Transistor March 996 NS356P P-Channel Logic Level Enhancemen Mode Field Effec Transisor General escripion These P-Channel logic level enhancemen mode power field effec ransisors are produced using Fairchild's proprieary,

More information

AO V Complementary Enhancement Mode Field Effect Transistor

AO V Complementary Enhancement Mode Field Effect Transistor AO46 6V Complemenary Enhancemen Mode Field Effec Transisor General Descripion The AO46 uses advanced rench echnology MOSFETs o provide excellen and low gae charge. The complemenary MOSFETs may be used

More information

Lecture -14: Chopper fed DC Drives

Lecture -14: Chopper fed DC Drives Lecure -14: Chopper fed DC Drives Chopper fed DC drives o A chopper is a saic device ha convers fixed DC inpu volage o a variable dc oupu volage direcly o A chopper is a high speed on/off semiconducor

More information

EE141. EE141-Spring 2006 Digital Integrated Circuits. Administrative Stuff. Challenges in Digital Design. Last Lecture. This Class

EE141. EE141-Spring 2006 Digital Integrated Circuits. Administrative Stuff. Challenges in Digital Design. Last Lecture. This Class -Spring 006 Digial Inegraed Circuis Lecure Design Merics Adminisraive Suff Labs and discussions sar in week Homework # is due nex hursday Everyone should have an EECS insrucional accoun hp://wwwins.eecs.berkeley.edu/~ins/newusers.hml

More information

MC74HC138A. 1 of 8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS

MC74HC138A. 1 of 8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS of 8 Decoder/ Demuliplexer High Performance Silicon Gae CMOS The is idenical in pinou o he LS8. The device inpus are compaible wih sandard CMOS oupus; wih pullup resisors, hey are compaible wih LSTTL oupus.

More information

Advanced Power Electronics For Automotive and Utility Applications

Advanced Power Electronics For Automotive and Utility Applications Advanced Power Elecronics For Auomoive and Uiliy Applicaions Fang Z. Peng Dep. of Elecrical and Compuer Engineering Michigan Sae Universiy Phone: 517-336-4687, Fax: 517-353-1980 Email: fzpeng@egr.msu.edu

More information

Modeling the Overshooting Effect for CMOS Inverter in Nanometer Technologies

Modeling the Overshooting Effect for CMOS Inverter in Nanometer Technologies Modeling he Overshooing Effec for CMOS Inverer in Nanomeer Technologies Zhangcai Huang, Hong Yu, Asushi Kurokawa and Yasuaki Inoue Graduae School of Informaion, Producion and Sysems, Waseda Universiy,

More information

Direct Current Circuits. February 19, 2014 Physics for Scientists & Engineers 2, Chapter 26 1

Direct Current Circuits. February 19, 2014 Physics for Scientists & Engineers 2, Chapter 26 1 Direc Curren Circuis February 19, 2014 Physics for Scieniss & Engineers 2, Chaper 26 1 Ammeers and Volmeers! A device used o measure curren is called an ammeer! A device used o measure poenial difference

More information

EE 330 Lecture 23. Small Signal Analysis Small Signal Modelling

EE 330 Lecture 23. Small Signal Analysis Small Signal Modelling EE 330 Lecure 23 Small Signal Analysis Small Signal Modelling Exam 2 Friday March 9 Exam 3 Friday April 13 Review Session for Exam 2: 6:00 p.m. on Thursday March 8 in Room Sweeney 1116 Review from Las

More information

3. Alternating Current

3. Alternating Current 3. Alernaing Curren TOPCS Definiion and nroducion AC Generaor Componens of AC Circuis Series LRC Circuis Power in AC Circuis Transformers & AC Transmission nroducion o AC The elecric power ou of a home

More information

Basic Circuit Elements Professor J R Lucas November 2001

Basic Circuit Elements Professor J R Lucas November 2001 Basic Circui Elemens - J ucas An elecrical circui is an inerconnecion of circui elemens. These circui elemens can be caegorised ino wo ypes, namely acive and passive elemens. Some Definiions/explanaions

More information

CHAPTER 12 DIRECT CURRENT CIRCUITS

CHAPTER 12 DIRECT CURRENT CIRCUITS CHAPTER 12 DIRECT CURRENT CIUITS DIRECT CURRENT CIUITS 257 12.1 RESISTORS IN SERIES AND IN PARALLEL When wo resisors are conneced ogeher as shown in Figure 12.1 we said ha hey are conneced in series. As

More information

NDH834P P-Channel Enhancement Mode Field Effect Transistor

NDH834P P-Channel Enhancement Mode Field Effect Transistor May 997 NH834P P-Channel Enhancemen Mode Field Effec Transisor General escripion Feaures SuperSOT TM -8 P-Channel enhancemen mode power field effec ransisors are produced using Fairchild's proprieary,

More information

non-linear oscillators

non-linear oscillators non-linear oscillaors The invering comparaor operaion can be summarized as When he inpu is low, he oupu is high. When he inpu is high, he oupu is low. R b V REF R a and are given by he expressions derived

More information

EE 330 Lecture 40. Digital Circuits. Propagation Delay With Multiple Levels of Logic Overdrive

EE 330 Lecture 40. Digital Circuits. Propagation Delay With Multiple Levels of Logic Overdrive EE 330 Lecure 0 Digial ircuis Propagaion Delay Wih Muliple Levels of Logic Overdrive Review from Las Time Propagaion Delay in Saic MOS Family F Propagaion hrough k levels of logic + + + + HL HLn LH(n-1)

More information

Standard Rectifier Module

Standard Rectifier Module UB2-6NOX Sandard ecifier Module M = 6 I = 8 D 3~ ecifier I SM = Brake hopper ES = 2 I = 8 25 E(sa) =.7 3~ ecifier Bridge + Brake Uni Par number UB2-6NOX M/O S Backside: isolaed ~6 ~E6 ~K6 U/ W M/O W U

More information

Chapter 28 - Circuits

Chapter 28 - Circuits Physics 4B Lecure Noes Chaper 28 - Circuis Problem Se #7 - due: Ch 28 -, 9, 4, 7, 23, 38, 47, 53, 57, 66, 70, 75 Lecure Ouline. Kirchoff's ules 2. esisors in Series 3. esisors in Parallel 4. More Complex

More information

Features / Advantages: Applications: Package: Y4

Features / Advantages: Applications: Package: Y4 IGBT (NPT) Module CES = 12 I C2 = 16 = 2.2 CE(sa) Boos Chopper + free wheeling Diode Par number MID14-123 Backside: isolaed 1 3 4 2 Feaures / dvanages: pplicaions: Package: Y4 NPT IGBT echnology low sauraion

More information

Designing Information Devices and Systems I Spring 2019 Lecture Notes Note 17

Designing Information Devices and Systems I Spring 2019 Lecture Notes Note 17 EES 16A Designing Informaion Devices and Sysems I Spring 019 Lecure Noes Noe 17 17.1 apaciive ouchscreen In he las noe, we saw ha a capacior consiss of wo pieces on conducive maerial separaed by a nonconducive

More information

8. Basic RL and RC Circuits

8. Basic RL and RC Circuits 8. Basic L and C Circuis This chaper deals wih he soluions of he responses of L and C circuis The analysis of C and L circuis leads o a linear differenial equaion This chaper covers he following opics

More information

NDP4050L / NDB4050L N-Channel Logic Level Enhancement Mode Field Effect Transistor

NDP4050L / NDB4050L N-Channel Logic Level Enhancement Mode Field Effect Transistor April 996 NP45L / NB45L N-Channel Logic Level Enhancemen Mode Field Effec Transisor General escripion Feaures These logic level N-Channel enhancemen mode power field effec ransisors are produced using

More information

NDS355AN N-Channel Logic Level Enhancement Mode Field Effect Transistor

NDS355AN N-Channel Logic Level Enhancement Mode Field Effect Transistor January 997 NS3AN N-Channel Logic Level Enhancemen Mode Field Effec Transisor General escripion Feaures SuperSOT TM -3 N-Channel logic level enhancemen mode power field effec ransisors are produced using

More information

Slides: CMOS Basics.

Slides: CMOS Basics. MO Basics ysem-on-hi oluions & Archiecures Technische Universiä München www.lis.ei.um.de Module ouline Inroducion o MO Where is MO? Wha is MO? Why is MO so aracive? How does MO work? Basics MO evice Basics

More information

More Digital Logic. t p output. Low-to-high and high-to-low transitions could have different t p. V in (t)

More Digital Logic. t p output. Low-to-high and high-to-low transitions could have different t p. V in (t) EECS 4 Spring 23 Lecure 2 EECS 4 Spring 23 Lecure 2 More igial Logic Gae delay and signal propagaion Clocked circui elemens (flip-flop) Wriing a word o memory Simplifying digial circuis: Karnaugh maps

More information

University of Cyprus Biomedical Imaging and Applied Optics. Appendix. DC Circuits Capacitors and Inductors AC Circuits Operational Amplifiers

University of Cyprus Biomedical Imaging and Applied Optics. Appendix. DC Circuits Capacitors and Inductors AC Circuits Operational Amplifiers Universiy of Cyprus Biomedical Imaging and Applied Opics Appendix DC Circuis Capaciors and Inducors AC Circuis Operaional Amplifiers Circui Elemens An elecrical circui consiss of circui elemens such as

More information

Capacitors. C d. An electrical component which stores charge. parallel plate capacitor. Scale in cm

Capacitors. C d. An electrical component which stores charge. parallel plate capacitor. Scale in cm apaciors An elecrical componen which sores charge E 2 2 d A 2 parallel plae capacior Scale in cm Leyden Jars I was invened independenly by German cleric Ewald Georg von Kleis on Ocober 745 and by Duch

More information

3~ Rectifier Bridge, half-controlled (high-side) + Brake Unit + NTC /20 NTC. Features / Advantages: Applications: Package: E2-Pack

3~ Rectifier Bridge, half-controlled (high-side) + Brake Unit + NTC /20 NTC. Features / Advantages: Applications: Package: E2-Pack ZB3-6ioX hyrisor Module M = 6 I = D FSM = 7 I 3~ ecifier Brake hopper ES = 2 I = 2 2 E(sa) =,8 3~ ecifier Bridge, half-conrolled (high-side) + Brake Uni + N Par number ZB3-6ioX Backside: isolaed / 3 2

More information

Electrical Circuits. 1. Circuit Laws. Tools Used in Lab 13 Series Circuits Damped Vibrations: Energy Van der Pol Circuit

Electrical Circuits. 1. Circuit Laws. Tools Used in Lab 13 Series Circuits Damped Vibrations: Energy Van der Pol Circuit V() R L C 513 Elecrical Circuis Tools Used in Lab 13 Series Circuis Damped Vibraions: Energy Van der Pol Circui A series circui wih an inducor, resisor, and capacior can be represened by Lq + Rq + 1, a

More information

EECE251. Circuit Analysis I. Set 4: Capacitors, Inductors, and First-Order Linear Circuits

EECE251. Circuit Analysis I. Set 4: Capacitors, Inductors, and First-Order Linear Circuits EEE25 ircui Analysis I Se 4: apaciors, Inducors, and Firs-Order inear ircuis Shahriar Mirabbasi Deparmen of Elecrical and ompuer Engineering Universiy of Briish olumbia shahriar@ece.ubc.ca Overview Passive

More information

Topic Astable Circuits. Recall that an astable circuit has two unstable states;

Topic Astable Circuits. Recall that an astable circuit has two unstable states; Topic 2.2. Asable Circuis. Learning Objecives: A he end o his opic you will be able o; Recall ha an asable circui has wo unsable saes; Explain he operaion o a circui based on a Schmi inverer, and esimae

More information

4 Two movies, together, run for 3 hours. One movie runs 12 minutes longer than the other. How long is each movie?

4 Two movies, together, run for 3 hours. One movie runs 12 minutes longer than the other. How long is each movie? Algebra Problems 1 A number is increased by 12. The resul is 28. A) Wrie an equaion o find he number. B) Solve your equaion o find he number. 2 A number is decreased by 6. The resul is 15. A) Wrie an equaion

More information

EE650R: Reliability Physics of Nanoelectronic Devices Lecture 9:

EE650R: Reliability Physics of Nanoelectronic Devices Lecture 9: EE65R: Reliabiliy Physics of anoelecronic Devices Lecure 9: Feaures of Time-Dependen BTI Degradaion Dae: Sep. 9, 6 Classnoe Lufe Siddique Review Animesh Daa 9. Background/Review: BTI is observed when he

More information

Features / Advantages: Applications: Package: Y4

Features / Advantages: Applications: Package: Y4 IGBT (NPT) Module CES = x 1 I C = 9 =. CE(sa) Phase leg Par number MII7-13 1 Backside: isolaed 7 3 Feaures / dvanages: pplicaions: Package: Y NPT IGBT echnology low sauraion volage low swiching losses

More information

555 Timer. Digital Electronics

555 Timer. Digital Electronics 555 Timer Digial Elecronics This presenaion will Inroduce he 555 Timer. 555 Timer Derive he characerisic equaions for he charging and discharging of a capacior. Presen he equaions for period, frequency,

More information

V L. DT s D T s t. Figure 1: Buck-boost converter: inductor current i(t) in the continuous conduction mode.

V L. DT s D T s t. Figure 1: Buck-boost converter: inductor current i(t) in the continuous conduction mode. ECE 445 Analysis and Design of Power Elecronic Circuis Problem Se 7 Soluions Problem PS7.1 Erickson, Problem 5.1 Soluion (a) Firs, recall he operaion of he buck-boos converer in he coninuous conducion

More information

Basic Principles of Sinusoidal Oscillators

Basic Principles of Sinusoidal Oscillators Basic Principles of Sinusoidal Oscillaors Linear oscillaor Linear region of circui : linear oscillaion Nonlinear region of circui : ampliudes sabilizaion Barkhausen crierion X S Amplifier A X O X f Frequency-selecive

More information

Cosmic Feb 06, 2007 by Raja Reddy P

Cosmic Feb 06, 2007 by Raja Reddy P osmic ircuis@iisc, Feb 6, 7 by aja eddy P. ou() i() alculae ou(s)/(s). plo o(). calculae ime consan and pole frequency. ou ( e τ ) ou (s) ( s) Time consan (/) Pole frequency : ω p. i() n he above circui

More information

Features / Advantages: Applications: Package: Y4

Features / Advantages: Applications: Package: Y4 IGBT (NPT) Module CES = 12 I C25 = 16 = 2.2 CE(sa) Buck Chopper + free wheeling Diode Par number MDI145-123 Backside: isolaed 1 7 6 3 2 Feaures / dvanages: pplicaions: Package: Y4 NPT IGBT echnology low

More information

Inductor Energy Storage

Inductor Energy Storage School of Compuer Science and Elecrical Engineering 5/5/ nducor Energy Sorage Boh capaciors and inducors are energy sorage devices They do no dissipae energy like a resisor, bu sore and reurn i o he circui

More information

EEEB113 CIRCUIT ANALYSIS I

EEEB113 CIRCUIT ANALYSIS I 9/14/29 1 EEEB113 CICUIT ANALYSIS I Chaper 7 Firs-Order Circuis Maerials from Fundamenals of Elecric Circuis 4e, Alexander Sadiku, McGraw-Hill Companies, Inc. 2 Firs-Order Circuis -Chaper 7 7.2 The Source-Free

More information

Analytic Model and Bilateral Approximation for Clocked Comparator

Analytic Model and Bilateral Approximation for Clocked Comparator Analyic Model and Bilaeral Approximaion for Clocked Comparaor M. Greians, E. Hermanis, G.Supols Insiue of, Riga, Lavia, e-mail: gais.supols@edi.lv Research is suppored by: 1) ESF projec Nr.1DP/1.1.1.2.0/09/APIA/VIAA/020,

More information

CHAPTER 6: FIRST-ORDER CIRCUITS

CHAPTER 6: FIRST-ORDER CIRCUITS EEE5: CI CUI T THEOY CHAPTE 6: FIST-ODE CICUITS 6. Inroducion This chaper considers L and C circuis. Applying he Kirshoff s law o C and L circuis produces differenial equaions. The differenial equaions

More information

INDEX. Transient analysis 1 Initial Conditions 1

INDEX. Transient analysis 1 Initial Conditions 1 INDEX Secion Page Transien analysis 1 Iniial Condiions 1 Please inform me of your opinion of he relaive emphasis of he review maerial by simply making commens on his page and sending i o me a: Frank Mera

More information

The problem with linear regulators

The problem with linear regulators he problem wih linear regulaors i in P in = i in V REF R a i ref i q i C v CE P o = i o i B ie P = v i o o in R 1 R 2 i o i f η = P o P in iref is small ( 0). iq (quiescen curren) is small (probably).

More information

Lecture Outline. Introduction Transmission Line Equations Transmission Line Wave Equations 8/10/2018. EE 4347 Applied Electromagnetics.

Lecture Outline. Introduction Transmission Line Equations Transmission Line Wave Equations 8/10/2018. EE 4347 Applied Electromagnetics. 8/10/018 Course Insrucor Dr. Raymond C. Rumpf Office: A 337 Phone: (915) 747 6958 E Mail: rcrumpf@uep.edu EE 4347 Applied Elecromagneics Topic 4a Transmission Line Equaions Transmission These Line noes

More information

V AK (t) I T (t) I TRM. V AK( full area) (t) t t 1 Axial turn-on. Switching losses for Phase Control and Bi- Directionally Controlled Thyristors

V AK (t) I T (t) I TRM. V AK( full area) (t) t t 1 Axial turn-on. Switching losses for Phase Control and Bi- Directionally Controlled Thyristors Applicaion Noe Swiching losses for Phase Conrol and Bi- Direcionally Conrolled Thyrisors V AK () I T () Causing W on I TRM V AK( full area) () 1 Axial urn-on Plasma spread 2 Swiching losses for Phase Conrol

More information

Top View. Top View S2 G2 S1 G1

Top View. Top View S2 G2 S1 G1 AO49 3V Complemenary MOSFET General Descripion AO49 uses advanced rench echnology o provide excellen R DS(ON) and low gae charge. This complemenary N and P channel MOSFET configuraion is ideal for low

More information

Digital Integrated Circuits

Digital Integrated Circuits Digial Inegraed ircuis YuZhuo Fu conac:fuyuzhuo@ic.sju.edu.cn Office locaion:47 room WeiDianZi building,no 800 Donghuan road,minhang amus Inroducion Digial I 3.MOS Inverer Inroducion Digial I ouline MOS

More information

An Analytical Approach to Efficient Circuit Variability Analysis in Scaled CMOS Design

An Analytical Approach to Efficient Circuit Variability Analysis in Scaled CMOS Design An Analyical Approach o Efficien Circui ariabiliy Analysis in Scaled CMOS Design Samaa Gummalla, Anupama R. Subramaniam, Yu Cao, Chaiali Chakrabari School of Elecical, Compuer and Energy Engineering, Arizona

More information

Section 3.8, Mechanical and Electrical Vibrations

Section 3.8, Mechanical and Electrical Vibrations Secion 3.8, Mechanical and Elecrical Vibraions Mechanical Unis in he U.S. Cusomary and Meric Sysems Disance Mass Time Force g (Earh) Uni U.S. Cusomary MKS Sysem CGS Sysem fee f slugs seconds sec pounds

More information

Semiconductor Devices and Models

Semiconductor Devices and Models Prof. Tai-Haur Kuo, EE, NKU, Tainan iy, Taiwan - 郭泰豪, nalog I Design, 07 Semiconducor Devices and Models Resisor apacior Diode Bipolar Transisor MOSFET SPIE Model ppendix Prof. Tai-Haur Kuo, EE, NKU, Tainan

More information

AC Circuits AC Circuit with only R AC circuit with only L AC circuit with only C AC circuit with LRC phasors Resonance Transformers

AC Circuits AC Circuit with only R AC circuit with only L AC circuit with only C AC circuit with LRC phasors Resonance Transformers A ircuis A ircui wih only A circui wih only A circui wih only A circui wih phasors esonance Transformers Phys 435: hap 31, Pg 1 A ircuis New Topic Phys : hap. 6, Pg Physics Moivaion as ime we discovered

More information

U(t) (t) -U T 1. (t) (t)

U(t) (t) -U T 1. (t) (t) Prof. Dr.-ng. F. Schuber Digial ircuis Exercise. () () A () - T T The highpass is driven by he square pulse (). alculae and skech A (). = µf, = KΩ, = 5 V, T = T = ms. Exercise. () () A () T T The highpass

More information

d 1 = c 1 b 2 - b 1 c 2 d 2 = c 1 b 3 - b 1 c 3

d 1 = c 1 b 2 - b 1 c 2 d 2 = c 1 b 3 - b 1 c 3 and d = c b - b c c d = c b - b c c This process is coninued unil he nh row has been compleed. The complee array of coefficiens is riangular. Noe ha in developing he array an enire row may be divided or

More information

LabQuest 24. Capacitors

LabQuest 24. Capacitors Capaciors LabQues 24 The charge q on a capacior s plae is proporional o he poenial difference V across he capacior. We express his wih q V = C where C is a proporionaliy consan known as he capaciance.

More information

dv i= C. dt 1. Assuming the passive sign convention, (a) i = 0 (dc) (b) (220)( 9)(16.2) t t Engineering Circuit Analysis 8 th Edition

dv i= C. dt 1. Assuming the passive sign convention, (a) i = 0 (dc) (b) (220)( 9)(16.2) t t Engineering Circuit Analysis 8 th Edition . Assuming he passive sign convenion, dv i= C. d (a) i = (dc) 9 9 (b) (22)( 9)(6.2) i= e = 32.8e A 9 3 (c) i (22 = )(8 )(.) sin. = 7.6sin. pa 9 (d) i= (22 )(9)(.8) cos.8 = 58.4 cos.8 na 2. (a) C = 3 pf,

More information

Phase Noise in CMOS Differential LC Oscillators

Phase Noise in CMOS Differential LC Oscillators Phase Noise in CMOS Differenial LC Oscillaors Ali Hajimiri Thomas H. Lee Sanford Universiy, Sanford, CA 94305 Ouline Inroducion and Definiions Tank Volage Noise Sources Effec of Tail Curren Source Measuremen

More information

Application Note AN Software release of SemiSel version 3.1. New semiconductor available. Temperature ripple at low inverter output frequencies

Application Note AN Software release of SemiSel version 3.1. New semiconductor available. Temperature ripple at low inverter output frequencies Applicaion Noe AN-8004 Revision: Issue Dae: Prepared by: 00 2008-05-21 Dr. Arend Winrich Ke y Words: SemiSel, Semiconducor Selecion, Loss Calculaion Sofware release of SemiSel version 3.1 New semiconducor

More information

Homework-8(1) P8.3-1, 3, 8, 10, 17, 21, 24, 28,29 P8.4-1, 2, 5

Homework-8(1) P8.3-1, 3, 8, 10, 17, 21, 24, 28,29 P8.4-1, 2, 5 Homework-8() P8.3-, 3, 8, 0, 7, 2, 24, 28,29 P8.4-, 2, 5 Secion 8.3: The Response of a Firs Order Circui o a Consan Inpu P 8.3- The circui shown in Figure P 8.3- is a seady sae before he swich closes a

More information

Phys1112: DC and RC circuits

Phys1112: DC and RC circuits Name: Group Members: Dae: TA s Name: Phys1112: DC and RC circuis Objecives: 1. To undersand curren and volage characerisics of a DC RC discharging circui. 2. To undersand he effec of he RC ime consan.

More information

High Voltage Standard Rectifier Module

High Voltage Standard Rectifier Module UB35-22NO High olage Sandard ecifier Module M = 22 I = 5 D 3~ ecifier I SM = Brake hopper ES = 7 I = 3 25 E(sa) =.9 3~ ecifier Bridge + Brake Uni + NT Par number UB35-22NO Backside: isolaed 24+25 29 3

More information

2.4 Cuk converter example

2.4 Cuk converter example 2.4 Cuk converer example C 1 Cuk converer, wih ideal swich i 1 i v 1 2 1 2 C 2 v 2 Cuk converer: pracical realizaion using MOSFET and diode C 1 i 1 i v 1 2 Q 1 D 1 C 2 v 2 28 Analysis sraegy This converer

More information

Hall effect. Formulae :- 1) Hall coefficient RH = cm / Coulumb. 2) Magnetic induction BY 2

Hall effect. Formulae :- 1) Hall coefficient RH = cm / Coulumb. 2) Magnetic induction BY 2 Page of 6 all effec Aim :- ) To deermine he all coefficien (R ) ) To measure he unknown magneic field (B ) and o compare i wih ha measured by he Gaussmeer (B ). Apparaus :- ) Gauss meer wih probe ) Elecromagne

More information

EE 315 Notes. Gürdal Arslan CLASS 1. (Sections ) What is a signal?

EE 315 Notes. Gürdal Arslan CLASS 1. (Sections ) What is a signal? EE 35 Noes Gürdal Arslan CLASS (Secions.-.2) Wha is a signal? In his class, a signal is some funcion of ime and i represens how some physical quaniy changes over some window of ime. Examples: velociy of

More information

CSE 3802 / ECE Numerical Methods in Scientific Computation. Jinbo Bi. Department of Computer Science & Engineering

CSE 3802 / ECE Numerical Methods in Scientific Computation. Jinbo Bi. Department of Computer Science & Engineering CSE 3802 / ECE 3431 Numerical Mehods in Scienific Compuaion Jinbo Bi Deparmen of Compuer Science & Engineering hp://www.engr.uconn.edu/~jinbo 1 Ph.D in Mahemaics The Insrucor Previous professional experience:

More information

Sub Module 2.6. Measurement of transient temperature

Sub Module 2.6. Measurement of transient temperature Mechanical Measuremens Prof. S.P.Venkaeshan Sub Module 2.6 Measuremen of ransien emperaure Many processes of engineering relevance involve variaions wih respec o ime. The sysem properies like emperaure,

More information

PI5A3157. SOTINY TM Low Voltage SPDT Analog Switch 2:1 Mux/Demux Bus Switch. Features. Descriptio n. Applications. Connection Diagram Pin Description

PI5A3157. SOTINY TM Low Voltage SPDT Analog Switch 2:1 Mux/Demux Bus Switch. Features. Descriptio n. Applications. Connection Diagram Pin Description PI53157 OINY M Low Volage PD nalog wich 2:1 Mux/Demux Bus wich Feaures CMO echnology for Bus and nalog pplicaions Low ON Resisance: 8-ohms a 3.0V Wide Range: 1.65V o 5.5V Rail-o-Rail ignal Range Conrol

More information

7. Capacitors and Inductors

7. Capacitors and Inductors 7. Capaciors and Inducors 7. The Capacior The ideal capacior is a passive elemen wih circui symbol The curren-volage relaion is i=c dv where v and i saisfy he convenions for a passive elemen The capacior

More information

O10 W10. Features / Advantages: Applications: Package: V2-Pack. 3~ Rectifier with brake unit for drive inverters

O10 W10. Features / Advantages: Applications: Package: V2-Pack. 3~ Rectifier with brake unit for drive inverters ZB-ioX hyrisor Module M = = 8 D SM = 7 3~ ecifier Brake hopper ES = = 8 5 E(sa) =.7 3~ ecifier Bridge, half-conrolled (high-side) + Brake Uni Par number ZB-ioX Backside: isolaed O S E M L7 G7 7 O eaures

More information

Numerical Dispersion

Numerical Dispersion eview of Linear Numerical Sabiliy Numerical Dispersion n he previous lecure, we considered he linear numerical sabiliy of boh advecion and diffusion erms when approimaed wih several spaial and emporal

More information

EE105 - Fall 2005 Microelectronic Devices and Circuits

EE105 - Fall 2005 Microelectronic Devices and Circuits EE105 - Fall 005 Microelectronic Devices and Circuits ecture 7 MOS Transistor Announcements Homework 3, due today Homework 4 due next week ab this week Reading: Chapter 4 1 ecture Material ast lecture

More information

Timer 555. Digital Electronics

Timer 555. Digital Electronics Timer 555 Digial Elecronics This presenaion will Inroduce he 555 Timer. 555 Timer Derive he characerisic equaions for he charging and discharging of a capacior. Presen he equaions for period, frequency,

More information