Non Volatile Memories Compact Models for Variability Evaluation

Size: px
Start display at page:

Download "Non Volatile Memories Compact Models for Variability Evaluation"

Transcription

1 Non Volatile Memories Compact Models for Variability Evaluation Andrea Marmiroli MOS-AK/GSA Workshop April 2010 Sapienza Università di Roma

2 Outline Reasons to address variability aspects Physics based compact models: Charge based Phase change based Further effects and model updates Overall concepts Examples Applications Flash cell applications Phase Change cell applications Perspectives Page 2

3 Reasons to address variability in Memories To predict window budgets To start the design of sensing circuits To define the correction algorithms 1s EV R PV 0s Voltage To optimize technology Ranking the sources of variability To optimize design algorithms in terms of time/accuracy trade-offs Writing/reading/erasing/verifying Page 3

4 Outline Reasons to address variability aspects Physics based compact models: Charge based Phase change based Further effects and model updates Overall concepts Examples Applications Flash cell applications Phase Change cell applications Perspectives Page 4

5 Non Volatile Memory Compact Models Physically based models easier implementation of variability effects correlation directly implemented (e.g. threshold/tox) more accurate extrapolations not easy model implementation model sometimes not completely understood Computationally efficient models to allow variability analysis (large number of simulations) coupled with more accurate models - typical of TCAD domain - to maintain physical soundness Page 5

6 Non Volatile Memory Models: Flash cell Model developed with Universita` di Modena e Reggio Emilia (L. Larcher, P. Pavan) Control Gate Better description of capacitive couplings: for different operations - Write, Read, Erase - and for the different cells writing status. Exploitation of models developed for MOS transistors including their extraction procedures Drain Floating Gate I W/E Body C CG V FG Source Page 6

7 PCM Working Principle 1/2 PCM material is the Ge x Sb y Te z (GST) alloy: Polycrystalline Amorphous Reversible Phase Change High conductivity SET Low conductivity RESET Page 7

8 PCM Working Principle 2/2 PCM cell sketch and symbol ELECTRICAL pulses GST T melt t QUENCH < 10 ns RESET active region HEATER T X SET t QUENCH > 100 ns Page 8

9 The electro-thermal thermal model ELECTRICAL network V I THERMAL network T V I R GST (T) R HEATER (T) V I + R th Room Temperature C th T Page 9

10 SET I-V: Measure and Simulation I_PCM [ua] Measure (pulsed I-V) Simulated I-V Simulated Temperature T melt Temperature [ o C] V_PCM [V] Page 10

11 Geometrical dependence current flow t GST α GST x dr GST = ρ GST dx W(L + 2x tan α) t HEATER HEATER W R GST t GST ρgst 2t = dr = ln(1 + 2W L 0 GST ) L R = HEATER ρ HEATER t HEATER WL Page 11

12 Non Volatile Memory Models: PCM The full model describes: read set switch reset switch designed to describe partial set Page 12

13 Outline Reasons to address variability aspects Physics based compact models: Charge based Phase change based Further effects and model updates Overall concepts Examples Applications Flash cell applications Phase Change cell applications Perspectives Page 13

14 Variability aspects The presented basic models seem a good starting point for the mentioned variability analysis, as relatively accurate and at the same physically based and sound Not all the effects are captured: TCAD or more detailed inputs are required to improve such models: Some examples. Page 14

15 1. FLASH Discrete nature of charge: sub-poissonian-injection statistics Cpp R = Cpp P =Cpp σ V T = q C pp V T Cpp P < Cpp R =Cpp σ V T = q γ C pp γ VT ( 1 e ) Page 15

16 2. FLASH RTS 0.8 GIANT RTS 0.6 Current [µa] I D /I D Time [sec.] Control Gate Bias [V] Page 16

17 2. FLASH RTS - Doping Dependence Simulation Power Law fit Experiments Simulation log(σ) [a.u.] σ-σ ref [a.u.] Doping [1/cm 3 ] V T -V T,ref [V] Doping increase larger inhomogeneous conduction due to: stronger confinement at the interface more discrete dopants near interface larger percolation effect Page 17

18 2. FLASH: RTS - Geometry Dependence 10 2 Simulations Template MOSFET σ [mv] 10 1 W=22nm L=22nm L=W 1/L 0.5 1/W 1/WL technology node [nm] Steeper dependence on W than L W and L independent Page 18

19 2. FLASH: RTS - V T Sensitivity Analysis Single trap V T st + Trap Dens. N T Switch time τ e, τ c Experimental V T Probability a) larger N T b) larger σ Increasing N T, RTS distribution rigidly shifts upward Increasing σ, RTS distribution widens σ key element to assess RTS reliability implications V T [a.u.] V T [a.u.] Page 19

20 Page PCM: Drift - Poole/Poole-Frenkel model PF A P A PF P PF P K V K V K K q U + = / + = PF A P A PF P kt E T PF P K V K V K K kt q e dz qan I A sinh 2 0 / τ 1 / = PF P PF P U U U F READ Ref: Ielmini, Zhang JAP102, 2007

21 3. PCM: Drift - Pre-drift and Post-drift Tech. & Physical parameters A, dz, E A, u a, N T, ε GST, ν Post-bake Pre-bake R ( ) Drift = ( law ) t t R t 0 t 0 υ Page 21 21

22 Outline Reasons to address variability aspects Physics based compact models: Charge based Phase change based Further effects and model updates Overall concepts Examples Applications Flash cell applications Phase Change cell applications Perspectives Page 22

23 Outline Reasons to address variability aspects Physics based compact models: Charge based Phase change based Further effects and model updates Overall concepts Examples Applications Flash cell applications Phase Change cell applications Perspectives Page 23

24 NAND Array statistical modeling DSL WL31 41 nm NAND technology WL16 WL15 WL14 WL0 SSL IRPS 2010 Page 24 BACK

25 RESET current distribution Tech. & Physical parameters A, dz, E A, u a, τ 0, N T, ε GST, P/PF - model Statistical sim. Page 25 25

26 Technological spreads Δt GST GST Δρ GST Resistivity spreads Δt HEATER Dimensional spreads HEATER Δρ HEATER ΔW ΔL Page 26

27 Distributions: Measure and Simulation SET-MIN Measure (64Kbit) SET-MIN simulation "cell only" Vread Counts Current [a.u] Monte Carlo simulation with only technological spreads is not able to reproduce the experimental SET distribution! Page 27

28 Simulation with BJT selector Vread SET-MIN Measure (64Kbit) SET-MIN Simulation "with BJT" ΔV BE Process monitor Counts Current [a.u] A tighter distribution is obtained by including the BJT selector Better matching of the Gaussian right-side But the exponential tail is still unmatched Page 28

29 Spice model Exponential tail can be taken into account in Spice model by weighting the full crystallized GST resistance R GST with a logarithmic function: R Partial-SET ~ R GST (- log(α)) with α = uniform[0:1] In this way the Gaussian technological spreads are combined with the exponential distribution of percolation mechanism Page 29

30 Finite-Element model probability 80% 20% active region SET RESET ρ uniform spread 2-D FE model composed of rectangular GST sub-domains is implemented in order to mimic a partial SET Page 30

31 Complete Spice simulation Counts SET-MIN Measure (64Kbit) Complete Spice model simulation 2 3 Current [a.u.] A very satisfactory agreement is obtained between measure and MC simulation Page 31

32 Conclusions and perspectives Variability models have been used for: Window budget evaluations identification of main process steps contributions to distribution width Physical models show the advantage of an easier implementation of variability effects Various contributions have to be exploited for variability effects evaluation (TCAD, ad hoc characterization) Continuously define the trade-offs between accuracy / physic based models and speed / model understanding and implementation Variability models could be used for algorithms optimization (read / write / verify / read): need to evaluate possible showstoppers. Page 32

33 Acknowledgments I do acknowledge the contribution of my colleagues A. Benvenuti A. Calderoni G. Carnevale E. Carniti P. Fantini A. Ghetti A. Mauri A. Spessot L. Vendrame D. Ventrice Part of the activity here described was carried out in the frame of the project: ENIAC MODERN Page 33

34 References (not complete) C. Monzio Compagnoni, A. S. Spinelli, R. Gusmeroli, S. Beltrami, A. Ghetti, and A. Visconti, Ultimate accuracy for the NAND Flash program algorithm due to the electron injection statistics, IEEE Trans. Electron Devices, vol. 55, no. 10, pp , Oct C. Monzio Compagnoni, R. Gusmeroli, A. S. Spinelli, A. L. Lacaita, M. Bonanomi, and A. Visconti, Statistical model for random telegraph noise in flash memories, IIEEE Trans. Electron Devices, vol. 55, no. 1, pp , Jan A.Ghetti, M. Bonanomi, C. Monzio Compagnoni, A. S. Spinelli, A. L. Lacaita, and A. Visconti, Physical modeling of single-trap RTS statistical distribution in flash memories, in Proc. IRPS, 2008, pp C. Monzio Compagnoni, A. S. Spinelli, R. Gusmeroli, A. L. Lacaita, S. Beltrami, A. Ghetti, and A. Visconti, First evidence for injection statistics accuracy limitations in NAND Flash constant current Fowler Nordheim programming, in IEDM Tech. Dig., 2007, pp L. Larcher, A. Padovani, P. Pavan, P. Fantini, A. Calderoni, A. Mauri, and A. Benvenuti, Modeling NAND Flash memories for IC design, IEEE Electron Dev. Lett., vol. 29, pp , Oct D. Ventrice, A. Calderoni, A. Spessot, P. Fantini, A. Sanasi, S. Braga, A. Cabrini and G. Torelli, Statistical Modeling of Bit Distributions in Phase Change Memories, Proc. of 38th European Solid-State Device Research Conference, ESSDERC. Athens Sept pp L. Larcher, P. Pavan, F. Gattel, L. Albani, A. Marmiroli, A new compact model of Floating Gate non-volatile memory cells in Proc. MSM Modeling and Simulation of Microsystems 2001, March 19-21, Hilton Head Island, (SC) USA, pp Calderoni et al. Reset current distributions in Phase Change Memories, IRPS 2010 Spessot et al., Variability Effects on the VT Distribution of Nanoscale NAND Flash Memories, IRPS 2010 Page 34

35 Page 35

Floating Gate Devices: Operation and Compact Modeling

Floating Gate Devices: Operation and Compact Modeling Floating Gate Devices: Operation and Compact Modeling Paolo Pavan (1), Luca Larcher (1) and Andrea MarmirolI (2) (1) Università di Modena e Reggio Emilia, Via Fogliani, 1 42100 Reggio Emilia (Italy) -

More information

Reliability issues of current and emerging NVMs

Reliability issues of current and emerging NVMs Reliability issues of current and emerging NVMs A. S. Spinelli, C. Monzio Compagnoni and D. Ielmini Dip. di Elettronica e Informazione Politecnico di Milano, Milano, Italy and IU.NET alessandro.spinelli@polimi.it

More information

A Universal Memory Model for Design Exploration. Ketul Sutaria, Chi-Chao Wang, Yu (Kevin) Cao School of ECEE, ASU

A Universal Memory Model for Design Exploration. Ketul Sutaria, Chi-Chao Wang, Yu (Kevin) Cao School of ECEE, ASU A Universal Memory Model for Design Exploration Ketul Sutaria, Chi-Chao Wang, Yu (Kevin) Cao School of ECEE, ASU Universal Memory Modeling because there is no universal memory device! Modeling needs in

More information

Advanced Flash and Nano-Floating Gate Memories

Advanced Flash and Nano-Floating Gate Memories Advanced Flash and Nano-Floating Gate Memories Mater. Res. Soc. Symp. Proc. Vol. 1337 2011 Materials Research Society DOI: 10.1557/opl.2011.1028 Scaling Challenges for NAND and Replacement Memory Technology

More information

NRAM: High Performance, Highly Reliable Emerging Memory

NRAM: High Performance, Highly Reliable Emerging Memory NRAM: High Performance, Highly Reliable Emerging Memory Sheyang Ning,2, Tomoko Ogura Iwasaki, Darlene Viviani 2, Henry Huang 2, Monte Manning 2, Thomas Rueckes 2, Ken Takeuchi Chuo University 2 Nantero

More information

Semiconductor Memory Classification

Semiconductor Memory Classification Semiconductor Memory Classification Read-Write Memory Non-Volatile Read-Write Memory Read-Only Memory Random Access Non-Random Access EPROM E 2 PROM Mask-Programmed Programmable (PROM) SRAM FIFO FLASH

More information

Analysis of charge-transport properties in GST materials for next generation phase-change memory devices. Fabio Giovanardi Tutor: Prof.

Analysis of charge-transport properties in GST materials for next generation phase-change memory devices. Fabio Giovanardi Tutor: Prof. Analysis of charge-transport properties in GST materials for next generation phase-change memory devices Fabio Giovanardi Tutor: Prof. Massimo Rudan The use of phase-change chalcogenide alloy films to

More information

Digital Integrated Circuits A Design Perspective

Digital Integrated Circuits A Design Perspective Semiconductor Memories Adapted from Chapter 12 of Digital Integrated Circuits A Design Perspective Jan M. Rabaey et al. Copyright 2003 Prentice Hall/Pearson Outline Memory Classification Memory Architectures

More information

Lecture 6 NEW TYPES OF MEMORY

Lecture 6 NEW TYPES OF MEMORY Lecture 6 NEW TYPES OF MEMORY Memory Logic needs memory to function (efficiently) Current memories Volatile memory SRAM DRAM Non-volatile memory (Flash) Emerging memories Phase-change memory STT-MRAM (Ferroelectric

More information

Gate Carrier Injection and NC-Non- Volatile Memories

Gate Carrier Injection and NC-Non- Volatile Memories Gate Carrier Injection and NC-Non- Volatile Memories Jean-Pierre Leburton Department of Electrical and Computer Engineering and Beckman Institute University of Illinois at Urbana-Champaign Urbana, IL 61801,

More information

DC and AC modeling of minority carriers currents in ICs substrate

DC and AC modeling of minority carriers currents in ICs substrate DC and AC modeling of minority carriers currents in ICs substrate Camillo Stefanucci, Pietro Buccella, Maher Kayal and Jean-Michel Sallese Swiss Federal Institute of Technology Lausanne, Switzerland MOS-AK

More information

Single Event Effects: SRAM

Single Event Effects: SRAM Scuola Nazionale di Legnaro 29/3/2007 Single Event Effects: SRAM Alessandro Paccagnella Dipartimento di Ingegneria dell Informazione Università di Padova alessandro.paccagnella@unipd.it OUTLINE Introduction

More information

Impact of RDF and RTS on the performance of SRAM cells

Impact of RDF and RTS on the performance of SRAM cells J Comput Electron (2010) 9: 122 127 DOI 10.1007/s10825-010-0340-9 Impact of RDF and RTS on the performance of SRAM cells Vinícius V.A. Camargo Nabil Ashraf Lucas Brusamarello Dragica Vasileska Gilson Wirth

More information

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002 igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The evices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction

More information

Design Considerations for Integrated Semiconductor Control Electronics for a Large-scale Solid State Quantum Processor

Design Considerations for Integrated Semiconductor Control Electronics for a Large-scale Solid State Quantum Processor Design Considerations for Integrated Semiconductor Control Electronics for a Large-scale Solid State Quantum Processor Hendrik Bluhm Andre Kruth Lotte Geck Carsten Degenhardt 1 0 Ψ 1 Quantum Computing

More information

Gold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications

Gold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications Gold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications D. Tsoukalas, S. Kolliopoulou, P. Dimitrakis, P. Normand Institute of Microelectronics, NCSR Demokritos, Athens, Greece S. Paul,

More information

Digital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories

Digital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories Digital Integrated Circuits A Design Perspective Semiconductor Chapter Overview Memory Classification Memory Architectures The Memory Core Periphery Reliability Case Studies Semiconductor Memory Classification

More information

RTS Noise in Si MOSFETs and GaN/AlGaN HFETs

RTS Noise in Si MOSFETs and GaN/AlGaN HFETs RTS Noise in Si MOSFETs and GaN/AlGaN HFETs JAN PAVELKA *, JOSEF ŠIKULA *, MUNECAZU TACANO ** * FEEC, Brno University of Technology Technicka 8, Brno 66, CZECH REPUBLIC ** AMRC, Meisei University 2-- Hodokubo,

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 24, 2017 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2017 Khanna Lecture Outline! Semiconductor Physics " Band gaps "

More information

Magnetic core memory (1951) cm 2 ( bit)

Magnetic core memory (1951) cm 2 ( bit) Magnetic core memory (1951) 16 16 cm 2 (128 128 bit) Semiconductor Memory Classification Read-Write Memory Non-Volatile Read-Write Memory Read-Only Memory Random Access Non-Random Access EPROM E 2 PROM

More information

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices. Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The July 30, 2002 1 Goal of this chapter Present intuitive understanding of device operation Introduction

More information

!""#$%&'("')*+,%*-'$(,".,#-#,%'+,/' /.&$0#%#'/(1+,%&'.,',+,(&$+2#'3*24'5.' 6758!9&!

!#$%&'(')*+,%*-'$(,.,#-#,%'+,/' /.&$0#%#'/(1+,%&'.,',+,(&$+2#'3*24'5.' 6758!9&! Università di Pisa!""#$%&'("')*+,%*-'$(,".,#-#,%'+,/' /.&$#%#'/(1+,%&'.,',+,(&$+#'3*'5.' 758!9&!!"#$%&'#()"*+"( H%8*'/%I-+/&#J%#)+-+-'%*#J-55K)+&'I*L%&+-M#5-//'&+%,*(#)+&'I*/%,*(#N-5-,&I=+%,*L%&+%(# @+%O-'.%/P#J%#F%.*#!"&,-..-(/#$$#''*$-(

More information

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel

More information

Introduction to Reliability Simulation with EKV Device Model

Introduction to Reliability Simulation with EKV Device Model Introduction to Reliability Simulation with Device Model Benoît Mongellaz Laboratoire IXL ENSEIRB - Université Bordeaux 1 - UMR CNRS 5818 Workshop november 4-5th, Lausanne 1 Motivation & Goal Introduced

More information

Hw 6 and 7 Graded and available Project Phase 2 Graded Project Phase 3 Launch Today

Hw 6 and 7 Graded and available Project Phase 2 Graded Project Phase 3 Launch Today EECS141 1 Hw 8 Posted Last one to be graded Due Friday April 30 Hw 6 and 7 Graded and available Project Phase 2 Graded Project Phase 3 Launch Today EECS141 2 1 6 5 4 3 2 1 0 1.5 2 2.5 3 3.5 4 Frequency

More information

MOSFET: Introduction

MOSFET: Introduction E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major

More information

ENEE 359a Digital VLSI Design

ENEE 359a Digital VLSI Design SLIDE 1 ENEE 359a Digital VLSI Design & Logical Effort Prof. blj@ece.umd.edu Credit where credit is due: Slides contain original artwork ( Jacob 2004) as well as material taken liberally from Irwin & Vijay

More information

SEMICONDUCTOR MEMORIES

SEMICONDUCTOR MEMORIES SEMICONDUCTOR MEMORIES Semiconductor Memory Classification RWM NVRWM ROM Random Access Non-Random Access EPROM E 2 PROM Mask-Programmed Programmable (PROM) SRAM FIFO FLASH DRAM LIFO Shift Register CAM

More information

Lecture 12: MOSFET Devices

Lecture 12: MOSFET Devices Lecture 12: MOSFET Devices Gu-Yeon Wei Division of Engineering and Applied Sciences Harvard University guyeon@eecs.harvard.edu Wei 1 Overview Reading S&S: Chapter 5.1~5.4 Supplemental Reading Background

More information

Threshold voltage shift of heteronanocrystal floating gate flash memory

Threshold voltage shift of heteronanocrystal floating gate flash memory JOURNAL OF APPLIED PHYSICS 97, 034309 2005 Threshold voltage shift of heteronanocrystal floating gate flash memory Yan Zhu, Dengtao Zhao, Ruigang Li, and Jianlin Liu a Quantum Structures Laboratory, Department

More information

Semiconductor Physics Problems 2015

Semiconductor Physics Problems 2015 Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible

More information

This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented.

This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented. This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented. References IEICE Electronics Express, Vol.* No.*,*-* Effects of Gamma-ray radiation on

More information

Simple Theory of the Ballistic Nanotransistor

Simple Theory of the Ballistic Nanotransistor Simple Theory of the Ballistic Nanotransistor Mark Lundstrom Purdue University Network for Computational Nanoechnology outline I) Traditional MOS theory II) A bottom-up approach III) The ballistic nanotransistor

More information

ECE 342 Electronic Circuits. 3. MOS Transistors

ECE 342 Electronic Circuits. 3. MOS Transistors ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to

More information

How a single defect can affect silicon nano-devices. Ted Thorbeck

How a single defect can affect silicon nano-devices. Ted Thorbeck How a single defect can affect silicon nano-devices Ted Thorbeck tedt@nist.gov The Big Idea As MOS-FETs continue to shrink, single atomic scale defects are beginning to affect device performance Gate Source

More information

TCAD setup for an advanced SiGe HBT technology applied to the HS, MV and HV transistor versions

TCAD setup for an advanced SiGe HBT technology applied to the HS, MV and HV transistor versions TCAD setup for an advanced SiGe HBT technology applied to the HS, MV and HV transistor versions T. Rosenbaum 1,2,3, D. Céli 1, M. Schröter 2, C. Maneux 3 Bipolar ArbeitsKreis München, Germany, November

More information

Lecture 320 Improved Open-Loop Comparators and Latches (3/28/10) Page 320-1

Lecture 320 Improved Open-Loop Comparators and Latches (3/28/10) Page 320-1 Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 321 LECTURE 32 IMPROVED OPENLOOP COMPARATORS AND LATCHES LECTURE ORGANIZATION Outline Autozeroing Hysteresis Simple es Summary CMOS Analog

More information

Noise Modeling and Capacity Analysis for NAND Flash Memories

Noise Modeling and Capacity Analysis for NAND Flash Memories Noise Modeling and Capacity Analysis for NAND Flash Memories Qing Li, Anxiao (Andrew) Jiang, and Erich F. Haratsch Flash Components Division, LSI Corporation, San Jose, CA, 95131 Computer Sci. and Eng.

More information

Semiconductor Memories

Semiconductor Memories !"#"$%&'()$*#+%$*,' -"+./"$0 1'!*0"#)'2*+03*.$"4* Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Semiconductor Memories December 20, 2002 !"#$%&'()*&'*+&, Memory Classification Memory Architectures

More information

EE141. EE141-Spring 2006 Digital Integrated Circuits. Administrative Stuff. Class Material. Flash Memory. Read-Only Memory Cells MOS OR ROM

EE141. EE141-Spring 2006 Digital Integrated Circuits. Administrative Stuff. Class Material. Flash Memory. Read-Only Memory Cells MOS OR ROM EE141-pring 2006 igital Integrated Circuits Lecture 29 Flash memory Administrative tuff reat job on projects and posters! Homework #10 due today Lab reports due this week Friday lab in 353 Final exam May

More information

Semiconductor Memories

Semiconductor Memories Semiconductor References: Adapted from: Digital Integrated Circuits: A Design Perspective, J. Rabaey UCB Principles of CMOS VLSI Design: A Systems Perspective, 2nd Ed., N. H. E. Weste and K. Eshraghian

More information

The Devices. Devices

The Devices. Devices The The MOS Transistor Gate Oxyde Gate Source n+ Polysilicon Drain n+ Field-Oxyde (SiO 2 ) p-substrate p+ stopper Bulk Contact CROSS-SECTION of NMOS Transistor Cross-Section of CMOS Technology MOS transistors

More information

Flash Memory Cell Compact Modeling Using PSP Model

Flash Memory Cell Compact Modeling Using PSP Model Flash Memory Cell Compact Modeling Using PSP Model Anthony Maure 1,2,4 Pierre Canet 1,2 Frédéric Lalande 2,3 Bertrand Delsuc 4 Jean Devin 4 1 Université de Provence, Aix- Marseille I, France 2 Institut

More information

Charge Loss Measurement under illumination in Single-Poly One-Time-Programming Floating Gate Non-Volatile-Memories

Charge Loss Measurement under illumination in Single-Poly One-Time-Programming Floating Gate Non-Volatile-Memories Proceedings of the 6th WSEAS International Conference on Instrumentation, Measurement, Circuits & Systems, Hangzhou, China, April 15-17, 2007 63 Charge Loss Measurement under illumination in Single-Poly

More information

EECS240 Spring Lecture 21: Matching. Elad Alon Dept. of EECS. V i+ V i-

EECS240 Spring Lecture 21: Matching. Elad Alon Dept. of EECS. V i+ V i- EECS40 Spring 010 Lecture 1: Matching Elad Alon Dept. of EECS Offset V i+ V i- To achieve zero offset, comparator devices must be perfectly matched to each other How well-matched can the devices be made?

More information

Quantum Mechanical Simulation for Ultra-thin High-k Gate Dielectrics Metal Oxide Semiconductor Field Effect Transistors

Quantum Mechanical Simulation for Ultra-thin High-k Gate Dielectrics Metal Oxide Semiconductor Field Effect Transistors Mechanical Simulation for Ultra-thin High-k Gate Dielectrics Metal Oxide Semiconductor Field Effect Transistors Shih-Ching Lo 1, Yiming Li 2,3, and Jyun-Hwei Tsai 1 1 National Center for High-Performance

More information

Experimental and Theoretical Study of Electrode Effects in HfO2 based RRAM

Experimental and Theoretical Study of Electrode Effects in HfO2 based RRAM Experimental and Theoretical Study of Electrode Effects in HfO2 based RRAM C. Cagli 1, J. Buckley 1, V. Jousseaume 1, T. Cabout 1, A. Salaun 1, H. Grampeix 1, J. F. Nodin 1,H. Feldis 1, A. Persico 1, J.

More information

Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure

Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure Outline 1. Introduction to MOS structure 2. Electrostatics of MOS in thermal equilibrium 3. Electrostatics of MOS with

More information

Statistical Analysis of Random Telegraph Noise in Digital Circuits

Statistical Analysis of Random Telegraph Noise in Digital Circuits Nano-scale Integrated Circuit and System (NICS) Laboratory Statistical Analysis of Random Telegraph Noise in Digital Circuits Xiaoming Chen 1, Yu Wang 1, Yu Cao 2, Huazhong Yang 1 1 EE, Tsinghua University,

More information

GMU, ECE 680 Physical VLSI Design 1

GMU, ECE 680 Physical VLSI Design 1 ECE680: Physical VLSI Design Chapter VIII Semiconductor Memory (chapter 12 in textbook) 1 Chapter Overview Memory Classification Memory Architectures The Memory Core Periphery Reliability Case Studies

More information

Section 12: Intro to Devices

Section 12: Intro to Devices Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si

More information

4.2 Molecular orbitals and atomic orbitals Consider a linear chain of four identical atoms representing a hypothetical molecule.

4.2 Molecular orbitals and atomic orbitals Consider a linear chain of four identical atoms representing a hypothetical molecule. 4. Molecular orbitals and atomic orbitals Consider a linear chain of four identical atoms representing a hypothetical molecule. Suppose that each atomic wavefunction is 1s wavefunction. This system of

More information

Device Models (PN Diode, MOSFET )

Device Models (PN Diode, MOSFET ) Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed

More information

Device Models (PN Diode, MOSFET )

Device Models (PN Diode, MOSFET ) Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed

More information

Lecture 25. Semiconductor Memories. Issues in Memory

Lecture 25. Semiconductor Memories. Issues in Memory Lecture 25 Semiconductor Memories Issues in Memory Memory Classification Memory Architectures TheMemoryCore Periphery 1 Semiconductor Memory Classification RWM NVRWM ROM Random Access Non-Random Access

More information

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOSFET N-Type, P-Type. Semiconductor Physics.

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOSFET N-Type, P-Type. Semiconductor Physics. ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 24, 217 MOS Transistor Theory, MOS Model Lecture Outline! Semiconductor Physics " Band gaps " Field Effects! MOS Physics " Cutoff

More information

This is the author s final accepted version.

This is the author s final accepted version. Al-Ameri, T., Georgiev, V.P., Adamu-Lema, F. and Asenov, A. (2017) Does a Nanowire Transistor Follow the Golden Ratio? A 2D Poisson- Schrödinger/3D Monte Carlo Simulation Study. In: 2017 International

More information

JUNCTION LEAKAGE OF A SiC-BASED NON-VOLATILE RANDOM ACCESS MEMORY (NVRAM) K. Y. Cheong ABSTRACT INTRODUCTION

JUNCTION LEAKAGE OF A SiC-BASED NON-VOLATILE RANDOM ACCESS MEMORY (NVRAM) K. Y. Cheong ABSTRACT INTRODUCTION JUNCTION LEAKAGE OF A SiC-BASED NON-VOLATILE RANDOM ACCESS MEMORY (NVRAM) K. Y. Cheong Electronic Materials Research Group, School of Materials and Mineral Resources Engineering, Engineering Campus, Universiti

More information

Reliability of MOS Devices and Circuits

Reliability of MOS Devices and Circuits Reliability of MOS Devices and Circuits Gilson Wirth UFRGS - Porto Alegre, Brazil MOS-AK Workshop Berkeley, CA, December 2014 Variability in Nano-Scale Technologies Electrical Behavior / Parameter Variation

More information

Design/Technology Co-Optimisation (DTCO) in the Presence of Acute Variability

Design/Technology Co-Optimisation (DTCO) in the Presence of Acute Variability Design/Technology Co-Optimisation (DTCO) in the Presence of Acute Variability A. Asenov 1,2, E. A. Towie 1!! 1 Gold Standard Simulations Ltd 2 Glasgow University! Summary!! Introduction!! FinFET complexity

More information

The Devices. Jan M. Rabaey

The Devices. Jan M. Rabaey The Devices Jan M. Rabaey Goal of this chapter Present intuitive understanding of device operation Introduction of basic device equations Introduction of models for manual analysis Introduction of models

More information

Thermal Resistance (measurements & simulations) In Electronic Devices

Thermal Resistance (measurements & simulations) In Electronic Devices Thermal Resistance (measurements & simulations) In Electronic Devices A short online course PART 3 Eric Pop Electrical Engineering, Stanford University 1 Topics 1) Basics of Joule Heating 2) Heating in

More information

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002 Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction

More information

A characteriza+on/reliability oriented simula+on framework modeling charge transport and degrada+on in dielectric stacks

A characteriza+on/reliability oriented simula+on framework modeling charge transport and degrada+on in dielectric stacks A characteriza+on/reliability oriented simula+on framework modeling charge transport and degrada+on in dielectric stacks Luca Larcher University of Modena and Reggio Emilia MDLab Italy Outline Simula=on

More information

An Effective Potential Approach to Modelling 25nm MOSFET Devices S. Ahmed 1 C. Ringhofer 2 D. Vasileska 1

An Effective Potential Approach to Modelling 25nm MOSFET Devices S. Ahmed 1 C. Ringhofer 2 D. Vasileska 1 An Effective Potential Approach to Modelling 25nm MOSFET Devices S. Ahmed 1 C. Ringhofer 2 D. Vasileska 1 1 Department of Electrical Engineering, 2 Department of Mathematics, Arizona State University,

More information

Complete Surface-Potential Modeling Approach Implemented in the HiSIM Compact Model Family for Any MOSFET Type

Complete Surface-Potential Modeling Approach Implemented in the HiSIM Compact Model Family for Any MOSFET Type Complete Surface-Potential Modeling Approach Implemented in the HiSIM Compact Model Family for Any MOSFET Type WCM in Boston 15. June, 2011 M. Miura-Mattausch, M. Miyake, H. Kikuchihara, U. Feldmann and

More information

P. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions

P. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions P. R. Nelson 1 ECE418 - VLSI Midterm Exam Solutions 1. (8 points) Draw the cross-section view for A-A. The cross-section view is as shown below.. ( points) Can you tell which of the metal1 regions is the

More information

Integrated Circuits & Systems

Integrated Circuits & Systems Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 10 MOSFET part 1 guntzel@inf.ufsc.br ual-well Trench-Isolated

More information

Electro-Thermal Transport in Silicon and Carbon Nanotube Devices E. Pop, D. Mann, J. Rowlette, K. Goodson and H. Dai

Electro-Thermal Transport in Silicon and Carbon Nanotube Devices E. Pop, D. Mann, J. Rowlette, K. Goodson and H. Dai Electro-Thermal Transport in Silicon and Carbon Nanotube Devices E. Pop, D. Mann, J. Rowlette, K. Goodson and H. Dai E. Pop, 1,2 D. Mann, 1 J. Rowlette, 2 K. Goodson 2 and H. Dai 1 Dept. of 1 Chemistry

More information

Chapter 4 Field-Effect Transistors

Chapter 4 Field-Effect Transistors Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation

More information

Page 1. A portion of this study was supported by NEDO.

Page 1. A portion of this study was supported by NEDO. MRAM : Materials and Devices Current-induced Domain Wall Motion High-speed MRAM N. Ishiwata NEC Corporation Page 1 A portion of this study was supported by NEDO. Outline Introduction Positioning and direction

More information

Histogram-Based Flash Channel Estimation

Histogram-Based Flash Channel Estimation Histogram-Based Flash Channel Estimation Haobo Wang, Tsung-Yi Chen, and Richard D. Wesel whb12@ucla.edu, tsungyi.chen@northwestern.edu, wesel@ee.ucla.edu Abstract Current generation Flash devices experience

More information

Size-dependent Metal-insulator Transition Random Materials Crystalline & Amorphous Purely Electronic Switching

Size-dependent Metal-insulator Transition Random Materials Crystalline & Amorphous Purely Electronic Switching Nanometallic RRAM I-Wei Chen Department of Materials Science and Engineering University of Pennsylvania Philadelphia, PA 19104 Nature Nano, 6, 237 (2011) Adv Mater,, 23, 3847 (2011) Adv Func Mater,, 22,

More information

Electronic Circuits Summary

Electronic Circuits Summary Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent

More information

L ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling

L ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling L13 04202017 ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling Scaling laws: Generalized scaling (GS) p. 610 Design steps p.613 Nanotransistor issues (page 626) Degradation

More information

Experimental and theoretical understanding of Forming, SET and RESET operations in Conductive Bridge RAM (CBRAM) for memory stack optimization

Experimental and theoretical understanding of Forming, SET and RESET operations in Conductive Bridge RAM (CBRAM) for memory stack optimization Experimental and theoretical understanding of Forming, SET and RESET operations in Conductive Bridge RAM (CBRAM) for memory stack optimization J. Guy, G. Molas, P. Blaise, C. Carabasse, M. Bernard, A.

More information

Wouldn t it be great if

Wouldn t it be great if IDEMA DISKCON Asia-Pacific 2009 Spin Torque MRAM with Perpendicular Magnetisation: A Scalable Path for Ultra-high Density Non-volatile Memory Dr. Randall Law Data Storage Institute Agency for Science Technology

More information

ECE 546 Lecture 10 MOS Transistors

ECE 546 Lecture 10 MOS Transistors ECE 546 Lecture 10 MOS Transistors Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu NMOS Transistor NMOS Transistor N-Channel MOSFET Built on p-type

More information

Cryogenic Characterization of 28 nm Bulk CMOS Technology for Quantum Computing

Cryogenic Characterization of 28 nm Bulk CMOS Technology for Quantum Computing Cryogenic Characterization of 8 nm Bulk CMOS Technology for Quantum Computing Arnout Beckers, Farzan Jazaeri, Andrea Ruffino, Claudio Bruschini, Andrea Baschirotto, and Christian Enz Integrated Circuits

More information

N ano scale l S il ii lco i n B ased N o nvo lat l i atl ie l M em ory r Chungwoo Kim, Ph.D.

N ano scale l S il ii lco i n B ased N o nvo lat l i atl ie l M em ory r Chungwoo Kim, Ph.D. cw_kim@samsung.com Acknowledgements Collaboration Funding Outline Introduction Current research status Nano fabrication Process Nanoscale patterning SiN thin film Si Nanoparticle Nano devices Nanoscale

More information

Multiple Gate CMOS and Beyond

Multiple Gate CMOS and Beyond Multiple CMOS and Beyond Dept. of EECS, KAIST Yang-Kyu Choi Outline 1. Ultimate Scaling of MOSFETs - 3nm Nanowire FET - 8nm Non-Volatile Memory Device 2. Multiple Functions of MOSFETs 3. Summary 2 CMOS

More information

Compact Models for Giga-Scale Memory System. Mansun Chan, Dept. of ECE, HKUST

Compact Models for Giga-Scale Memory System. Mansun Chan, Dept. of ECE, HKUST Compact Models for Giga-Scale Memory System Mansun Chan, Dept. of ECE, HKUST Memory System Needs BL0 Bitline Precharge Circuits BLn WL Read Address Address Decoder H.-S. P. Wong, Stanford Timing Circuits

More information

Moores Law for DRAM. 2x increase in capacity every 18 months 2006: 4GB

Moores Law for DRAM. 2x increase in capacity every 18 months 2006: 4GB MEMORY Moores Law for DRAM 2x increase in capacity every 18 months 2006: 4GB Corollary to Moores Law Cost / chip ~ constant (packaging) Cost / bit = 2X reduction / 18 months Current (2008) ~ 1 micro-cent

More information

Glasgow eprints Service

Glasgow eprints Service Palmer, M.J. and Braithwaite, G. and Prest, M.J. and Parker, E.H.C. and Whall, T.E. and Zhao, Y.P. and Kaya, S. and Watling, J.R. and Asenov, A. and Barker, J.R. and Waite, A.M. and Evans, A.G.R. (2001)

More information

ELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft

ELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft ELEN0037 Microelectronic IC Design Prof. Dr. Michael Kraft Lecture 2: Technological Aspects Technology Passive components Active components CMOS Process Basic Layout Scaling CMOS Technology Integrated

More information

ECE 340 Lecture 39 : MOS Capacitor II

ECE 340 Lecture 39 : MOS Capacitor II ECE 340 Lecture 39 : MOS Capacitor II Class Outline: Effects of Real Surfaces Threshold Voltage MOS Capacitance-Voltage Analysis Things you should know when you leave Key Questions What are the effects

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor

More information

ELEC 3908, Physical Electronics, Lecture 19. BJT Base Resistance and Small Signal Modelling

ELEC 3908, Physical Electronics, Lecture 19. BJT Base Resistance and Small Signal Modelling ELEC 3908, Physical Electronics, Lecture 19 BJT Base Resistance and Small Signal Modelling Lecture Outline Lecture 17 derived static (dc) injection model to predict dc currents from terminal voltages This

More information

mobility reduction design rule series resistance lateral electrical field transversal electrical field

mobility reduction design rule series resistance lateral electrical field transversal electrical field Compact Modelling of Submicron CMOS D.B.M. Klaassen Philips Research Laboratories, Eindhoven, The Netherlands ABSTRACT The accuracy of present-day compact MOS models and relevant benchmark criteria are

More information

MOS Transistor I-V Characteristics and Parasitics

MOS Transistor I-V Characteristics and Parasitics ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes

More information

1292 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 61, NO. 5, MAY 2014

1292 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 61, NO. 5, MAY 2014 1292 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 61, NO. 5, MAY 2014 Modeling Carrier Mobility in Nano-MOSFETs in the Presence of Discrete Trapped Charges: Accuracy and Issues Salvatore Maria Amoroso,

More information

Flash Memory Cell Compact Modeling Using PSP Model

Flash Memory Cell Compact Modeling Using PSP Model Flash Memory Cell Compact Modeling Using PSP Model Anthony Maure IM2NP Institute UMR CNRS 6137 (Marseille-France) STMicroelectronics (Rousset-France) Outline Motivation Background PSP-Based Flash cell

More information

Supplementary Materials for

Supplementary Materials for Supplementary Materials for Extremely Low Operating Current Resistive Memory Based on Exfoliated 2D Perovskite Single Crystals for Neuromorphic Computing He Tian,, Lianfeng Zhao,, Xuefeng Wang, Yao-Wen

More information

Errata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg

Errata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg Errata 2 nd Ed. (5/22/2) Page Errata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg Page Errata 82 Line 4 after figure 3.2-3, CISW CJSW 88 Line between Eqs. (3.3-2)

More information

OFF-state TDDB in High-Voltage GaN MIS-HEMTs

OFF-state TDDB in High-Voltage GaN MIS-HEMTs OFF-state TDDB in High-Voltage GaN MIS-HEMTs Shireen Warnock and Jesús A. del Alamo Microsystems Technology Laboratories (MTL) Massachusetts Institute of Technology (MIT) Purpose Further understanding

More information

Zuhui Chen, Xing Zhou, Guan Huei See, Zhaomin Zhu, and Guojun Zhu

Zuhui Chen, Xing Zhou, Guan Huei See, Zhaomin Zhu, and Guojun Zhu Zuhui Chen, Xing Zhou, Guan Huei See, Zhaomin Zhu, and Guojun Zhu School of EEE, Nanyang Technological University, Singapore Slide No.1/18 Outline Motivations. Theory of interface traps. Theory of unified

More information

Delay Modelling Improvement for Low Voltage Applications

Delay Modelling Improvement for Low Voltage Applications Delay Modelling Improvement for Low Voltage Applications J.M. Daga, M. Robert and D. Auvergne Laboratoire d Informatique de Robotique et de Microélectronique de Montpellier LIRMM UMR CNRS 9928 Univ. Montpellier

More information

NEW VERSION OF LETI-UTSOI2 FEATURING FURTHER IMPROVED PREDICTABILITY, AND A NEW STRESS MODEL FOR FDSOI TECHNOLOGY

NEW VERSION OF LETI-UTSOI2 FEATURING FURTHER IMPROVED PREDICTABILITY, AND A NEW STRESS MODEL FOR FDSOI TECHNOLOGY NEW VERSION OF LETI-UTSOI2 FEATURING FURTHER IMPROVED PREDICTABILITY, AND A NEW STRESS MODEL FOR FDSOI TECHNOLOGY T. Poiroux, P. Scheer*, O. Rozeau, B. de Salvo, A. Juge*, J. C. Barbé, M. Vinet CEA-Leti,

More information

Modelling and Simulation of Charging and Discharging Processes in Nanocrystal Flash Memories During Program and Erase Operations

Modelling and Simulation of Charging and Discharging Processes in Nanocrystal Flash Memories During Program and Erase Operations Modelling and Simulation of Charging and Discharging Processes in Nanocrystal Flash Memories During Program and Erase Operations Andrea Campera * and Giuseppe Iannaccone Dipartimento di Ingegneria dell

More information

Solid-State Electronics

Solid-State Electronics Solid-State Electronics 84 (2013) 147 154 Contents lists available at SciVerse ScienceDirect Solid-State Electronics journal homepage: www.elsevier.com/locate/sse Progress in Z 2 -FET 1T-DRAM: Retention

More information