Floating Gate Devices: Operation and Compact Modeling
|
|
- Dorthy King
- 6 years ago
- Views:
Transcription
1 Floating Gate Devices: Operation and Compact Modeling Paolo Pavan (1), Luca Larcher (1) and Andrea MarmirolI (2) (1) Università di Modena e Reggio Emilia, Via Fogliani, Reggio Emilia (Italy) - pavan.paolo@unimo.it (2) STMicroelectronics, Central R&D, Via C. Olivetti, 2, Agrate Brianza (MI), Italy andrea.marmiroli@st.com
2 Motivation and Purposes OUTLINE Floating Gate (FG) Device model: FG voltage calculation (DC) Parameter extraction procedure Program/erase current modeling (TRANSIENT) Fowler-Nordheim tunnel current + a new self-consistent model to calculate the electric field within the oxide Channel Hot Electron (CHE) and Channel Initiated Secondary Electron (CHISEL) currents Reliability simulations Stress and Radiation Induced Leakage Current Advantages and Conclusions
3 MOTIVATIONS AND PURPOSES FG memory cells are usually replaced with standard MOS in industry circuit simulations: Spice-like models demanded The standard method to calculate the FG potential uses capacitive coupling coefficients, α i = C i /C T V FG = α CG V CG + α D V D + α S V S + α B V B Constant capacitive coupling coefficients errors [1] The optimum model should be: Spice-like, compact, accurate, reliable (both DC and transient) [1] L. Larcher, et al., IEEE Trans. Elect. Devices, Sept. 2001
4 The new DC model Control Gate Floating Gate CPP VFG Source P-substrate Body Drain C PP V FG = interpoly dielectric capacitance = Floating Gate voltage
5 Elements of the DC model The new Spice-like model uses lumped circuit elements: the capacitor, C PP, which takes into account the inter-poly dielectric capacitance the MOS transistor: can be MOS Model 9 (Philips) or BSIM3v3 (Berkeley), or The voltage controlled voltage source, V FG : It implements the procedure to calculate the FG voltage in a C code routine It is necessary to overcome problems in simulating a capacitive net in DC conditions
6 V FG calculation FG CG VFG V FG is calculated by solving the charge neutrality equation at the FG node: D S B Q MOS + Q CPP = Q W/E Q CPP = C PP (V FG -V CG ) Q W/E = charge injected into the FG during the write/erase (constant in DC conditions) Q MOS = f(v FG,V S,V B,V D ) calculated by means of the MOS model charge equations.
7 Q MOS calculation MOS Model 9 (Philips) charge equations: MOS [ QB + QD + QS] + CGDOVGD + CGSOVGS CGBOVGB Q = + Q = Q Q B S D f = f = f ( C, V, V, V, V, K ) OX FB SB T1 GB ( V, V,C, δ, F) DS2 GT3 OX ( V, V,C, δ, F ) DS2 GT3 OX 2 2 J J 0 MOS Parameters: K 0, C OX, V FB MOS electrical internal variables: V T1, V GT3, V DS2, δ 2, F J
8 Solution of charge equation The charge neutrality equation is an implicit equation in V FG : F(V FG ) = Q MOS (V FG ) + Q CPP (V FG ) Q W/E = 0 It has no analytical solution, due to the complex expression of Q MOS ELDO (Spice-like simulator) solves it numerically through suitable convergence algorithms Note that F is monotonic versus V FG for all the bias combinations (V CG,V S,V B,V D ) in the functionality range of the device, thus guaranteeing the physical meaning of the derived V FG solution
9 Parameters of the model Parameters of the equivalent MOS transistor (dummy cell): they can be extracted by applying the standard MOS parameter procedure to the dummy cell. Only one additional parameter compared to a standard MOS transistor: the Floating Gate to Control Gate capacitance C PP derived from the cross section and layout of the cell No additional costs compared to the standard modeling activity for MOS transistors The model is very easy and simple to use
10 The new transient model The DC model of FG memories can be extended to model transient conditions by adding some voltage controlled current sources to include program and erase currents Write currents of E 2 PROM and Flash are different: hence, number and position of current sources may vary for E 2 PROM and Flash Each voltage controlled current source models analytically a specific kind of program/erase current: Fowler-Nordheim, CHE, CHISEL One additional Eldo parameter allows the user to choose the desired Floating Gate memory (Flash or E 2 PROM) model
11 The new transient E 2 PROM model Control Gate CPP Floating Gate Drain IW/E VFG Source P-substrate Body For E 2 PROM memories, I W/E models the program/erase Fowler-Nordheim current flowing across the tunnel oxide
12 The new transient Flash model Control Gate Floating Gate CPP Iw1 Iw3 VFG Iw2 Source Body P-substrate Drain For Flash memories: I W1 and I W2 model the erase FN current; I W3 the CHE+CHISEL program current
13 Fowler-Nordheim current source The voltage controlled current source (implemented in ELDO) modeling Fowler/Nordheim currents allows to reproduce program-erase and erase operations of E 2 PROM and Flash memories, respectively. I FN B ( ) = 2 FN F ox ATAFNF ox exp Fox A T = area of the tunneling region A FN, B FN = Fowler-Nordheim coefficients depending on the Si/SiO 2 barrier F OX = electric field across the oxide, which has been evaluated through.
14 F OX calculation F OX = ( V V ) FG S,D,B T V OX FB ψ S ψ P V FB = flat-band voltage ψ S = surface potential drop at Si/SiO 2 interface ψ P = surface potential drop at poly-si/sio 2 interface To correctly evaluate ψ S and ψ P is necessary to take into account poly depletion and charge quantization effects: for this reason, a self consistent model has been used [2] The so calculated F OX has been incorporated in the FG model through an analytical law, parameterized on the FG and S,D,B dopings, which are additional parameters [2] L. Larcher et al., A new model of gate capacitance, IEEE Trans. Elect. Devices
15 CHE-CHISEL current source CHE-CHISEL gate currents have been modeled analytically and included by means of a voltage controlled current source This way, actual program operations of modern Flash memories can be reproduced also by circuit simulations The CHE-CHISEL current model adopts a new approach to model hot carrier phenomena, and particularly, to describe the high energy distribution of carriers involved in impact ionization phenomena
16 CHISEL current modeling The key point of CHISEL [3] current modeling is the accurate calculation of energy distribution of tertiary electrons, that are generated by four physical mechanisms (M) Gate CHISEL CHE Source M4 e 1 e 3 M2 h 2 M1 e 1,2 Drain Impact Ionization M3 h 2,3 Body [3] L. Larcher, P.Pavan, A New Analytical Model of Channel Hot Electron (CHE) and CHannel Initiated Secondary ELectron (CHISEL), MSM 2002, 2002, pp
17 Reliability Simulations Leakage currents across the gate oxide (SILC [4] -RILC [5] ) are modeled analytically and included by means of some voltage controlled current sources The model can simulate the reliability degradation of Flash and E 2 PROM memories due to the aging of the gate oxide induced by Program/Erase cycles and also by the exposure to ionizing radiation: read/gate/drain disturb prediction Now, our work is focused to model leakage currents due to Trap-Assisted Tunneling through n-traps including also the phonon contribution (percolation path) [4] L. Larcher et al. A Model of the Stress Induced Leakage Current in Gate Oxides, IEEE Trans. Electr. Devices, Vol.48, N.2, 2001, pp [5] L. Larcher et al. A model of radiation induced leakage current (RILC) in ultra-thin gate oxides, IEEE Trans. Nuclear Science, Vol. 46 (6), pp , 1999.
18 SILC - RILC modeling The Stress-Induced Leakage Current (SILC) and the Radiation-Induced Leakage Current are modeled assuming an inelastic Trap-Assisted Tunneling (TAT) as conduction mechanism cathode SiO 2 E p x T t ox anode
19 Simulation results Simulation results achieved by this model are excellent in both DC and transient condition, for either Flash and E 2 PROM memories, WITHOUT any free parameter to improve the fitting quality We tested the simulation capability of this model on both E 2 PROM and Flash memories, in DC and transient conditions.
20 DC E 2 PROM: I DS -V CG I (A) DS V=0V SB C PP = 3 ff W=0.3 µm L=0.75 µm V=5V SB 10-9 simulation V (exp) 0..5 step 1V SB V (V) CG
21 DC E 2 PROM: I DS -V DS simulation V=0V B V=5V G V=4V G I ( A) DS µ V=3V G V=2V G 20 V=1V G V DS (V)
22 DC E 2 PROM: I DS -V CG simulation V=0V B V (exp) step 1V D I ( A) DS µ V=3.8V D V=0.8V D V (V) CG
23 DC Flash: I DS -V CG V (exp) 0..2 step 0.5V SB I (A) DS V=0V SB V=2V SB C PP = 0.8 ff W=0.25 µm L=0.375 µm V=0.1V DS simulation V (V) CG
24 DC Flash: I DS -V DS I ( A) DS µ simulation V B =0 V V CG =4 V V CG =3.75 V V CG = 3.5 V V CG =3.25 V V =3 V CG V DS (V)
25 DC Flash: I DS -V CG I ( A) D µ simulation V (exp) D 0.1 V 0.7 V 1.3 V 1.9 V C PP = 0.4 ff W=0.16 µm L=0.3 µm V (V) CG
26 DC Flash: I DS -V DS 25 simulation V CG = 3.4 V I ( A) DS µ V B =0 V C PP = 0.4 ff W=0.22 µm L=0.3 µm V CG = 3.2 V V =3 V CG V CG =2.8 V 5 0 V CG = V (V) DS
27 I ( A) D µ DC Flash: I DS -V DS simulation V (exp) D 0.4 V 0.8 V 1.2 V 1.6 V V (V) CG
28 T Transient Flash: V T -time V (V) V (exp) step 1V G0 V = -4.7 V G0 Erase bias: D float V S =V B =8 V V CG 3 V = -2.7 V G0 V G,MAX simulation V=V=8 B S V Time (s) V G0 Time
29 T Transient Flash: V T -time V (V) dv/dt (exp)= 12.5,20,25,30,35,50,60 V/s simulation dv/dt= 12.5V/s 1 0 dv/dt= 60 V/s Time (s)
30 Erase E 2 PROM: V T -time 4 3 Lines: simulations Symbols: measures 2 V T (V) T RISE (ms ) V V CG -ramp -2-3 T RIS Time (ms) E V D =V B =0V V S =0V
31 Program E 2 PROM: V T -time 3 12V V D -ramp 2 V CG =V B =0V V T (V) 1 0 T RISE (ms ) T RIS E 0.7 V S floating -1-2 Lines: simulations Symbols: measures Time (ms)
32 Program E 2 PROM: V FG and V S 6 5 Dotted lines: V FG Solid lines: V S T RISE (ms ) V V D -ramp T RIS Time (ms) E
33 Erase E 2 PROM: Tunnel Current Lines: simulations Symbols: measures V D -ramp Nominal I TUN (pa) T RIS E Rea l I TUN,MEAS = C CG dv dt Time (ms) T
34 Simulation results: Flash program V (V) T V CG pulse (V) time ( µ s) V =4.2V DS (A) V (exp) SB 0 V 0.6 V 1.2 V 1.5 V time ( µ s) No free parameter to improve the fitting quality!!
35 E 2 PROM retention simulations N C fresh 10 2 VT(V) N=10 C Years
36 E 2 PROM read path schematic Current bias for sense amp VPSENSE VISENSE Sense Amplifier out VBOOST CG bias voltage generator VCG COL<0> COL<i> COL<n> CG voltage transfer block COL<i> WL BL Mini array of virgin cells CG<i> CELLS
37 E 2 PROM read path signals 6 5 V WL 4 V (V) 3 2 V SENSE OUT V CG V CELL 1 0 V REF V BL Time (nsec )
38 E 2 PROM read path signals / V SENSE OUT 2.5 V SENSE OUT 2.0 V CELL 2.0 V CELL V (V) 1.5 V REF V (V) 1.5 V REF 1.0 V B L 1.0 V B L Time (nsec ) Time (nsec )
39 Advantages This model features many advantages compared to others proposed in the literature: The parameter extraction procedure is the same of a standard MOS transistors The simulation time is comparable to that of a simple MOS transistor V FG calculation procedure does NOT use capacitive coupling coefficients: this means a more accurate V FG calculation (considering the capacitive coupling coefficients as constants introduces errors)
40 Coupling coefficients: α CG -Flash VB=-1V VS=0V αcg VCG 4 5 V FG = α CG V CG + α D V D + α S V S + α B V B VD
41 Coupling coefficients: α D -Flash V FG = α CG V CG + α D V D + α S V S + α B V B αd VD VCG VB=-1V VS=0V
42 Advantages /2 This is the first compact DC and transient model of a FG memory cell: it can be used for both single device simulations and circuit simulations Fitting results are excellent WITHOUT any free parameter to improve the fitting quality This model is easily scalable: scaling rules are taken into account in the MOS model itself, and they do not affect the V FG calculation This model is easily upgradeable: voltage controlled current sources can be replaced independently on other elements of the model
43 Conclusions We developed a new compact Spice-like DC and transient model of the FG memory cell It overcomes the fixed coupling coefficients approach, thus improving the FG memory cell modeling It is easily scalable and upgradeable Its simulation time is not critical Parameters can be extracted applying the same procedure used for MOS transistor Simulation results are excellent without any free parameter to improve the fitting quality It can be used for statistical analysis (effects of statistical fluctuation of critical parameters)
44 References Paolo Pavan, Luca Larcher, Andrea Marmiroli, Floating Gate devices: Operation and Compact Modeling, Kluwer Academic Publishers, 2004, 140 pp., ISBN
Flash Memory Cell Compact Modeling Using PSP Model
Flash Memory Cell Compact Modeling Using PSP Model Anthony Maure IM2NP Institute UMR CNRS 6137 (Marseille-France) STMicroelectronics (Rousset-France) Outline Motivation Background PSP-Based Flash cell
More informationFlash Memory Cell Compact Modeling Using PSP Model
Flash Memory Cell Compact Modeling Using PSP Model Anthony Maure 1,2,4 Pierre Canet 1,2 Frédéric Lalande 2,3 Bertrand Delsuc 4 Jean Devin 4 1 Université de Provence, Aix- Marseille I, France 2 Institut
More informationGate Carrier Injection and NC-Non- Volatile Memories
Gate Carrier Injection and NC-Non- Volatile Memories Jean-Pierre Leburton Department of Electrical and Computer Engineering and Beckman Institute University of Illinois at Urbana-Champaign Urbana, IL 61801,
More informationNon Volatile Memories Compact Models for Variability Evaluation
Non Volatile Memories Compact Models for Variability Evaluation Andrea Marmiroli MOS-AK/GSA Workshop April 2010 Sapienza Università di Roma Outline Reasons to address variability aspects Physics based
More informationDigital Integrated Circuits A Design Perspective
Semiconductor Memories Adapted from Chapter 12 of Digital Integrated Circuits A Design Perspective Jan M. Rabaey et al. Copyright 2003 Prentice Hall/Pearson Outline Memory Classification Memory Architectures
More informationSemiconductor Memories
!"#"$%&'()$*#+%$*,' -"+./"$0 1'!*0"#)'2*+03*.$"4* Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Semiconductor Memories December 20, 2002 !"#$%&'()*&'*+&, Memory Classification Memory Architectures
More informationMagnetic core memory (1951) cm 2 ( bit)
Magnetic core memory (1951) 16 16 cm 2 (128 128 bit) Semiconductor Memory Classification Read-Write Memory Non-Volatile Read-Write Memory Read-Only Memory Random Access Non-Random Access EPROM E 2 PROM
More informationDigital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories
Digital Integrated Circuits A Design Perspective Semiconductor Chapter Overview Memory Classification Memory Architectures The Memory Core Periphery Reliability Case Studies Semiconductor Memory Classification
More informationHw 6 and 7 Graded and available Project Phase 2 Graded Project Phase 3 Launch Today
EECS141 1 Hw 8 Posted Last one to be graded Due Friday April 30 Hw 6 and 7 Graded and available Project Phase 2 Graded Project Phase 3 Launch Today EECS141 2 1 6 5 4 3 2 1 0 1.5 2 2.5 3 3.5 4 Frequency
More informationSemiconductor Memory Classification
Semiconductor Memory Classification Read-Write Memory Non-Volatile Read-Write Memory Read-Only Memory Random Access Non-Random Access EPROM E 2 PROM Mask-Programmed Programmable (PROM) SRAM FIFO FLASH
More informationGMU, ECE 680 Physical VLSI Design 1
ECE680: Physical VLSI Design Chapter VIII Semiconductor Memory (chapter 12 in textbook) 1 Chapter Overview Memory Classification Memory Architectures The Memory Core Periphery Reliability Case Studies
More informationSEMICONDUCTOR MEMORIES
SEMICONDUCTOR MEMORIES Semiconductor Memory Classification RWM NVRWM ROM Random Access Non-Random Access EPROM E 2 PROM Mask-Programmed Programmable (PROM) SRAM FIFO FLASH DRAM LIFO Shift Register CAM
More informationSemiconductor Memories
Semiconductor References: Adapted from: Digital Integrated Circuits: A Design Perspective, J. Rabaey UCB Principles of CMOS VLSI Design: A Systems Perspective, 2nd Ed., N. H. E. Weste and K. Eshraghian
More informationEE141. EE141-Spring 2006 Digital Integrated Circuits. Administrative Stuff. Class Material. Flash Memory. Read-Only Memory Cells MOS OR ROM
EE141-pring 2006 igital Integrated Circuits Lecture 29 Flash memory Administrative tuff reat job on projects and posters! Homework #10 due today Lab reports due this week Friday lab in 353 Final exam May
More informationZuhui Chen, Xing Zhou, Guan Huei See, Zhaomin Zhu, and Guojun Zhu
Zuhui Chen, Xing Zhou, Guan Huei See, Zhaomin Zhu, and Guojun Zhu School of EEE, Nanyang Technological University, Singapore Slide No.1/18 Outline Motivations. Theory of interface traps. Theory of unified
More informationLecture 25. Semiconductor Memories. Issues in Memory
Lecture 25 Semiconductor Memories Issues in Memory Memory Classification Memory Architectures TheMemoryCore Periphery 1 Semiconductor Memory Classification RWM NVRWM ROM Random Access Non-Random Access
More informationN ano scale l S il ii lco i n B ased N o nvo lat l i atl ie l M em ory r Chungwoo Kim, Ph.D.
cw_kim@samsung.com Acknowledgements Collaboration Funding Outline Introduction Current research status Nano fabrication Process Nanoscale patterning SiN thin film Si Nanoparticle Nano devices Nanoscale
More informationLong Channel MOS Transistors
Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended to Metal-Oxide-Semiconductor Field-Effect transistors (MOSFET) by considering the following structure:
More informationObjective and Outline. Acknowledgement. Objective: Power Components. Outline: 1) Acknowledgements. Section 4: Power Components
Objective: Power Components Outline: 1) Acknowledgements 2) Objective and Outline 1 Acknowledgement This lecture note has been obtained from similar courses all over the world. I wish to thank all the
More informationL ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling
L13 04202017 ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling Scaling laws: Generalized scaling (GS) p. 610 Design steps p.613 Nanotransistor issues (page 626) Degradation
More informationIntroduction to Reliability Simulation with EKV Device Model
Introduction to Reliability Simulation with Device Model Benoît Mongellaz Laboratoire IXL ENSEIRB - Université Bordeaux 1 - UMR CNRS 5818 Workshop november 4-5th, Lausanne 1 Motivation & Goal Introduced
More informationThe Devices: MOS Transistors
The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor
More informationan introduction to Semiconductor Devices
an introduction to Semiconductor Devices Donald A. Neamen Chapter 6 Fundamentals of the Metal-Oxide-Semiconductor Field-Effect Transistor Introduction: Chapter 6 1. MOSFET Structure 2. MOS Capacitor -
More informationOptimization of the Dielectric Constant of a Blocking Dielectric in the Nonvolatile Memory Based on Silicon Nitride
ISSN 8756-699, Optoelectronics, Instrumentation and Data Processing, 9, Vol. 45, No. 4, pp. 48 5. c Allerton Press, Inc., 9. Original Russian Text c Y. N. Novikov, V. A. Gritsenko, K. A. Nasyrov, 9, published
More informationSoft Breakdown in Ultra-Thin Gate Oxides
Soft Breakdown in Ultra-Thin Gate Oxides Dipartimento di Elettronica e Informatica Università di Padova via Gradenigo 6a, 35131 Padova, Italy Outline Introduction: radiation effects on thin oxide Radiation
More informationSingle Event Effects: SRAM
Scuola Nazionale di Legnaro 29/3/2007 Single Event Effects: SRAM Alessandro Paccagnella Dipartimento di Ingegneria dell Informazione Università di Padova alessandro.paccagnella@unipd.it OUTLINE Introduction
More information23.0 Review Introduction
EE650R: Reliability Physics of Nanoelectronic Devices Lecture 23: TDDB: Measurement of bulk trap density Date: Nov 13 2006 Classnotes: Dhanoop Varghese Review: Nauman Z Butt 23.0 Review In the last few
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationMOSFET Capacitance Model
MOSFET Capacitance Model So far we discussed the MOSFET DC models. In real circuit operation, the device operates under time varying terminal voltages and the device operation can be described by: 1 small
More informationSemiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5
Semiconductor Devices C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5 Global leader in environmental and industrial measurement Wednesday 3.2. afternoon Tour around facilities & lecture
More informationLECTURE 3 MOSFETS II. MOS SCALING What is Scaling?
LECTURE 3 MOSFETS II Lecture 3 Goals* * Understand constant field and constant voltage scaling and their effects. Understand small geometry effects for MOS transistors and their implications modeling and
More informationVLSI Design and Simulation
VLSI Design and Simulation Performance Characterization Topics Performance Characterization Resistance Estimation Capacitance Estimation Inductance Estimation Performance Characterization Inverter Voltage
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Professor Ali Javey Fall 2006 Midterm 2 Name: SID: Closed book. Two sheets of notes are
More informationChoice of V t and Gate Doping Type
Choice of V t and Gate Doping Type To make circuit design easier, it is routine to set V t at a small positive value, e.g., 0.4 V, so that, at V g = 0, the transistor does not have an inversion layer and
More informationCharacterization of Hot-Hole Injection Induced SILC and Related Disturbs in Flash Memories
300 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 48, NO. 2, FEBRUARY 2001 Characterization of Hot-Hole Injection Induced SILC and Related Disturbs in Flash Memories Cherng-Ming Yih, Zhi-Hao Ho, Mong-Song
More informationThis article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented.
This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented. References IEICE Electronics Express, Vol.* No.*,*-* Effects of Gamma-ray radiation on
More informationCircuits. L5: Fabrication and Layout -2 ( ) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number
EE610: CMOS Analog Circuits L5: Fabrication and Layout -2 (12.8.2013) B. Mazhari Dept. of EE, IIT Kanpur 44 Passive Components: Resistor Besides MOS transistors, sometimes one requires to implement passive
More informationMENA9510 characterization course: Capacitance-voltage (CV) measurements
MENA9510 characterization course: Capacitance-voltage (CV) measurements 30.10.2017 Halvard Haug Outline Overview of interesting sample structures Ohmic and schottky contacts Why C-V for solar cells? The
More informationAdvanced Flash and Nano-Floating Gate Memories
Advanced Flash and Nano-Floating Gate Memories Mater. Res. Soc. Symp. Proc. Vol. 1337 2011 Materials Research Society DOI: 10.1557/opl.2011.1028 Scaling Challenges for NAND and Replacement Memory Technology
More informationThe K-Input Floating-Gate MOS (FGMOS) Transistor
The K-Input Floating-Gate MOS (FGMOS) Transistor C 1 V D C 2 V D I V D I V S Q C 1 C 2 V S V K Q V K C K Layout V B V K C K Circuit Symbols V S Control Gate Floating Gate Interpoly Oxide Field Oxide Gate
More informationMoores Law for DRAM. 2x increase in capacity every 18 months 2006: 4GB
MEMORY Moores Law for DRAM 2x increase in capacity every 18 months 2006: 4GB Corollary to Moores Law Cost / chip ~ constant (packaging) Cost / bit = 2X reduction / 18 months Current (2008) ~ 1 micro-cent
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationLecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor
Lecture 15 OUTLINE MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Electrostatics Charge vs. voltage characteristic Reading: Chapter 6.1 6.2.1 EE15 Spring 28 Lecture
More informationMemory Trend. Memory Architectures The Memory Core Periphery
Semiconductor Memories: an Introduction ti Talk Overview Memory Trend Memory Classification Memory Architectures The Memory Core Periphery Reliability Semiconductor Memory Trends (up to the 90 s) Memory
More informationThe Devices. Jan M. Rabaey
The Devices Jan M. Rabaey Goal of this chapter Present intuitive understanding of device operation Introduction of basic device equations Introduction of models for manual analysis Introduction of models
More informationLecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor
Lecture 15 OUTLINE MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Electrostatics t ti Charge vs. voltage characteristic Reading: Chapter 6.1 6.2.1 EE105 Fall 2007
More informationThe PSP compact MOSFET model An update
The PSP compact MOSFET model An update Gert-Jan Smit, Andries Scholten, D.B.M. Klaassen NXP Semiconductors Ronald van Langevelde Philips Research Europe Gennady Gildenblat, Weimin Wu, Xin Li, Amit Jha,
More informationMOS Transistor I-V Characteristics and Parasitics
ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes
More informationECE-305: Fall 2017 MOS Capacitors and Transistors
ECE-305: Fall 2017 MOS Capacitors and Transistors Pierret, Semiconductor Device Fundamentals (SDF) Chapters 15+16 (pp. 525-530, 563-599) Professor Peter Bermel Electrical and Computer Engineering Purdue
More informationThe HV-EKV MOSFET Model
The HV-EKV MOSFET Model Ecole Polytechnique Fédérale de Lausanne (EPFL), Switzerland EPFL Team Yogesh Singh Chauhan, Costin Anghel, Francois Krummenacher, Adrian Mihai Ionescu and Michel Declercq CMC Meeting,
More informationMOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA
MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the Field-Effect Transistor! Julius Lilienfeld filed a patent describing
More informationLecture 12: MOS Capacitors, transistors. Context
Lecture 12: MOS Capacitors, transistors Context In the last lecture, we discussed PN diodes, and the depletion layer into semiconductor surfaces. Small signal models In this lecture, we will apply those
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 10/30/2007 MOSFETs Lecture 4 Reading: Chapter 17, 19 Announcements The next HW set is due on Thursday. Midterm 2 is next week!!!! Threshold and Subthreshold
More informationPart 5: Quantum Effects in MOS Devices
Quantum Effects Lead to Phenomena such as: Ultra Thin Oxides Observe: High Leakage Currents Through the Oxide - Tunneling Depletion in Poly-Si metal gate capacitance effect Thickness of Inversion Layer
More informationTiming Simulation of 45 nm Technology and Analysis of Gate Tunneling Currents in 90, 65, 45, and 32 nm Technologies
1 Timing Simulation of 45 nm Technology and Analysis of Gate Tunneling Currents in 90, 65, 45, and 32 nm Technologies Steven P. Surgnier Abstract A timing simulation is presented for a MOSFET implemented
More informationCONSTANT CURRENT STRESS OF ULTRATHIN GATE DIELECTRICS
CONSTANT CURRENT STRESS OF ULTRATHIN GATE DIELECTRICS Y. Sun School of Electrical & Electronic Engineering Nayang Technological University Nanyang Avenue, Singapore 639798 e-mail: 14794258@ntu.edu.sg Keywords:
More informationFinal Examination EE 130 December 16, 1997 Time allotted: 180 minutes
Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2
More informationCapacitance-Voltage characteristics of nanowire trigate MOSFET considering wave functionpenetration
Global Journal of researches in engineering Electrical and electronics engineering Volume 12 Issue 2 Version 1.0 February 2012 Type: Double Blind Peer Reviewed International Research Journal Publisher:
More informationFundamentals of the Metal Oxide Semiconductor Field-Effect Transistor
Triode Working FET Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor The characteristics of energy bands as a function of applied voltage. Surface inversion. The expression for the
More informationEE 560 MOS TRANSISTOR THEORY
1 EE 560 MOS TRANSISTOR THEORY PART 1 TWO TERMINAL MOS STRUCTURE V G (GATE VOLTAGE) 2 GATE OXIDE SiO 2 SUBSTRATE p-type doped Si (N A = 10 15 to 10 16 cm -3 ) t ox V B (SUBSTRATE VOLTAGE) EQUILIBRIUM:
More informationDepartment of Electronic Engineering, Chienkuo Technology University, No. 1, Chieh Shou N. Rd., Changhua City, 500 Taiwan, R.O.C.
Typeset using jjap.cls Compact Hot-Electron Induced Oxide Trapping Charge and Post- Stress Drain Current Modeling for Buried-Channel p-type Metal- Oxide-Semiconductor-Field-Effect-Transistors
More informationDevice 3D. 3D Device Simulator. Nano Scale Devices. Fin FET
Device 3D 3D Device Simulator Device 3D is a physics based 3D device simulator for any device type and includes material properties for the commonly used semiconductor materials in use today. The physical
More informationRadiation Effects on Floating-Gate Memory Cells
2222 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 48, NO. 6, DECEMBER 2001 Radiation Effects on Floating-Gate Memory Cells Giorgio Cellere, Student Member, IEEE, Paolo Pellati, Andrea Chimenton, Jeff Wyss,
More informationP. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions
P. R. Nelson 1 ECE418 - VLSI Midterm Exam Solutions 1. (8 points) Draw the cross-section view for A-A. The cross-section view is as shown below.. ( points) Can you tell which of the metal1 regions is the
More informationECE 342 Electronic Circuits. 3. MOS Transistors
ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More informationLecture 3: CMOS Transistor Theory
Lecture 3: CMOS Transistor Theory Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V Characteristics Gate and Diffusion Capacitance 2 Introduction So far, we have treated transistors
More informationClass 05: Device Physics II
Topics: 1. Introduction 2. NFET Model and Cross Section with Parasitics 3. NFET as a Capacitor 4. Capacitance vs. Voltage Curves 5. NFET as a Capacitor - Band Diagrams at V=0 6. NFET as a Capacitor - Accumulation
More informationLecture 4: CMOS Transistor Theory
Introduction to CMOS VLSI Design Lecture 4: CMOS Transistor Theory David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Outline q Introduction q MOS Capacitor q
More informationStatistical Model of Hot-Carrier Degradation and Lifetime Prediction for P-MOS Transistors
Turk J Elec Engin, VOL.14, NO.3 2006, c TÜBİTAK Statistical Model of Hot-Carrier Degradation and Lifetime Prediction for P-MOS Transistors Fırat KAÇAR 1,AytenKUNTMAN 1, Hakan KUNTMAN 2 1 Electrical and
More informationReliability Testing. Process-Related Reliability Tests. Quality and Reliability Report. Non-Volatile Memory Cycling Endurance
Reliability Testing The purpose of reliability testing is to ensure that products are properly designed and assembled by subjecting them to stress conditions that accelerate potential failure mechanisms.
More informationLecture 04 Review of MOSFET
ECE 541/ME 541 Microelectronic Fabrication Techniques Lecture 04 Review of MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) What is a Transistor? A Switch! An MOS Transistor V GS V T V GS S Ron D
More information= (1) E inj. Minority carrier ionization. ln (at p ) Majority carrier ionization. ln (J e ) V, Eox. ~ 5eV
EE650R: Reliability Physics of Nanoelectronic Devices Lecture 21: Application of Anode hole injection Model to Interpret Experiments Date: Nov 8 2006 ClassNotes: Vijay Rawat Reviewer: Haldun Kufluoglu
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationSemiconductor Memories
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Semiconductor Memories December 20, 2002 Chapter Overview Memory Classification Memory Architectures
More informationReliability issues of current and emerging NVMs
Reliability issues of current and emerging NVMs A. S. Spinelli, C. Monzio Compagnoni and D. Ielmini Dip. di Elettronica e Informazione Politecnico di Milano, Milano, Italy and IU.NET alessandro.spinelli@polimi.it
More informationPart 4: Heterojunctions - MOS Devices. MOSFET Current Voltage Characteristics
MOS Device Uses: Part 4: Heterojunctions - MOS Devices MOSCAP capacitor: storing charge, charge-coupled device (CCD), etc. MOSFET transistor: switch, current amplifier, dynamic random access memory (DRAM-volatile),
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationScaling Issues in Planar FET: Dual Gate FET and FinFETs
Scaling Issues in Planar FET: Dual Gate FET and FinFETs Lecture 12 Dr. Amr Bayoumi Fall 2014 Advanced Devices (EC760) Arab Academy for Science and Technology - Cairo 1 Outline Scaling Issues for Planar
More informationECE 342 Electronic Circuits. Lecture 6 MOS Transistors
ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2
More informationHOT-CARRIER RELIABILITY SIMULATION IN AGGRESSIVELY SCALED MOS TRANSISTORS. Manish P. Pagey. Dissertation. Submitted to the Faculty of the
HOT-CARRIER RELIABILITY SIMULATION IN AGGRESSIVELY SCALED MOS TRANSISTORS By Manish P. Pagey Dissertation Submitted to the Faculty of the Graduate School of Vanderbilt University in partial fulfillment
More informationMOS Transistor Theory
CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS
More information6.012 Electronic Devices and Circuits
Page 1 of 10 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits Exam No. 2 Thursday, November 5, 2009 7:30 to
More informationEECS 312: Digital Integrated Circuits Final Exam Solutions 23 April 2009
Signature: EECS 312: Digital Integrated Circuits Final Exam Solutions 23 April 2009 Robert Dick Show your work. Derivations are required for credit; end results are insufficient. Closed book. You may use
More informationA Computational Model of NBTI and Hot Carrier Injection Time-Exponents for MOSFET Reliability
Journal of Computational Electronics 3: 165 169, 2004 c 2005 Springer Science + Business Media, Inc. Manufactured in The Netherlands. A Computational Model of NBTI and Hot Carrier Injection Time-Exponents
More informationCMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor
CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1
More informationA New Model of Gate Capacitance as a Simple Tool to Extract MOS Parameters
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 48, NO. 5, MAY 2001 935 A New Model of Gate Capacitance as a Simple Tool to Extract MOS Parameters Luca Larcher, Student Member, IEEE, Paolo Pavan, Member, IEEE,
More informationGraphene photodetectors with ultra-broadband and high responsivity at room temperature
SUPPLEMENTARY INFORMATION DOI: 10.1038/NNANO.2014.31 Graphene photodetectors with ultra-broadband and high responsivity at room temperature Chang-Hua Liu 1, You-Chia Chang 2, Ted Norris 1.2* and Zhaohui
More informationChapter 4 Field-Effect Transistors
Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 10 MOSFET part 1 guntzel@inf.ufsc.br ual-well Trench-Isolated
More informationDigital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The July 30, 2002 1 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationLecture 12: MOSFET Devices
Lecture 12: MOSFET Devices Gu-Yeon Wei Division of Engineering and Applied Sciences Harvard University guyeon@eecs.harvard.edu Wei 1 Overview Reading S&S: Chapter 5.1~5.4 Supplemental Reading Background
More informationCS 152 Computer Architecture and Engineering
CS 152 Computer Architecture and Engineering Lecture 12 VLSI II 2005-2-24 John Lazzaro (www.cs.berkeley.edu/~lazzaro) TAs: Ted Hong and David Marquardt www-inst.eecs.berkeley.edu/~cs152/ Last Time: Device
More informationEE382M-14 CMOS Analog Integrated Circuit Design
EE382M-14 CMOS Analog Integrated Circuit Design Lecture 3, MOS Capacitances, Passive Components, and Layout of Analog Integrated Circuits MOS Capacitances Type of MOS transistor capacitors Depletion capacitance
More informationLecture 11: MOS Transistor
Lecture 11: MOS Transistor Prof. Niknejad Lecture Outline Review: MOS Capacitors Regions MOS Capacitors (3.8 3.9) CV Curve Threshold Voltage MOS Transistors (4.1 4.3): Overview Cross-section and layout
More informationELEC 3908, Physical Electronics, Lecture 23. The MOSFET Square Law Model
ELEC 3908, Physical Electronics, Lecture 23 The MOSFET Square Law Model Lecture Outline As with the diode and bipolar, have looked at basic structure of the MOSFET and now turn to derivation of a current
More informationFig The electron mobility for a-si and poly-si TFT.
Fig. 1-1-1 The electron mobility for a-si and poly-si TFT. Fig. 1-1-2 The aperture ratio for a-si and poly-si TFT. 33 Fig. 1-2-1 All kinds defect well. (a) is the Dirac well. (b) is the repulsive Columbic
More informationThe Devices. Devices
The The MOS Transistor Gate Oxyde Gate Source n+ Polysilicon Drain n+ Field-Oxyde (SiO 2 ) p-substrate p+ stopper Bulk Contact CROSS-SECTION of NMOS Transistor Cross-Section of CMOS Technology MOS transistors
More information6.012 Electronic Devices and Circuits Spring 2005
6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) -OPEN BOOK- Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):
More informationReview Energy Bands Carrier Density & Mobility Carrier Transport Generation and Recombination
Review Energy Bands Carrier Density & Mobility Carrier Transport Generation and Recombination The Metal-Semiconductor Junction: Review Energy band diagram of the metal and the semiconductor before (a)
More informationEKV MOS Transistor Modelling & RF Application
HP-RF MOS Modelling Workshop, Munich, February 15-16, 1999 EKV MOS Transistor Modelling & RF Application Matthias Bucher, Wladek Grabinski Electronics Laboratory (LEG) Swiss Federal Institute of Technology,
More information