Influence of structural and doping parameter variations on Si and Si 1 x Ge x double gate tunnel FETs: An analysis for RF performance enhancement
|
|
- Anne Paul
- 5 years ago
- Views:
Transcription
1 Pramana J. Phys. (2018) 91:2 Indian Academy of Sciences Influence of structural and doping parameter variations on Si and Si 1 x Ge x double gate tunnel FETs: An analysis for RF performance enhancement S POORVASHA and B LAKSHMI School of Electronics Engineering, VIT University, Chennai , India Corresponding author. lakshmi.b@vit.ac.in MS received 9 August 2017; revised 16 November 2017; accepted 2 January 2018; published online 25 May 2018 Abstract. This paper deals with the effect of structural and doping parameter variations on RF parameters for Si and Si 1 x Ge x -based double gate (DG) tunnel FETs (TFETs). For the first time, asymmetric gate oxide is introduced in the gate-drain overlap and compared with that of DG TFETs. The DC parameter subthreshold swing (SS) and RF parameter metrics, unity gain cut-off frequency ( f t ) and maximum oscillation frequency ( f max ) are extracted by varying structural parameters, gate length (L g ), gate oxide thickness (t ox ), channel thickness (t ch ), doping parameters, channel doping (N ch ), drain doping (N d ) and source doping (N s ) in and around their nominal value. For a channel thickness of 15 nm, a very less SS of 8 mv/dec is achieved in Si 1 x Ge x -based DG TFETs with gate-drain overlap. Variations of gate oxide thickness offer better RF performance enhancement for Si-based asymmetric gate oxide devices. This could be achieved because of the higher tunnelling rate of electrons occurring at the source side of asymmetric gate oxide devices. Keywords. Double gate tunnel FETs; gate-drain overlap; subthreshold swing; unity gain cut-off frequency; maximum oscillation frequency; TCAD. PACS No Introduction Many novel devices have been reported from the aspect of eradicating the major issues of CMOS technology involving high leakage current (I OFF ), high power consumption and non-scalability of subthreshold swing (SS). Tunnel field effect transistor (TFET), being one such novel device, involves band band tunnelling as their principal mechanism which offers low SS, I OFF and threshold voltage (V t )[1 3]. In terms of improved on-current (I ON ), low threshold voltage and RF characteristics, double gate TFETs (DG TFETs) are found to be superior to single gate TFETs (SG TFETs) [4 7]. But still the practical usage of TFETs is delayed due to low I ON and ambipolar behaviour [8]. TFETs with lower band-gap materials such as silicon germanium (SiGe) are used to enhance I ON [9 12]. It has been reported that the ambipolar behaviour affecting the TFET performance can be reduced by using gatedrain overlap in DG TFET device structure [13]. In this paper, Si- and SiGe-based TFETs are compared with their structural and doping parameter variations. The study is carried out by extracting the DC parameter, subthreshold swing (SS) and RF parameters, unity gain cut-off frequency ( f t ) and maximum oscillation frequency ( f max ) for both the devices. Section 2 presents the Si- and SiGe-based DG TFET device structures and the simulation methodology. The results and discussions are given in 3 and finally 4 provides the conclusion. 2. Device structure and simulation methodology All the simulations are carried out using technology CAD (TCAD) simulator from Synopsys [14]. Figures 1a and 1b depict the two-dimensional structure of Si-based DG TFET and DG TFET with gate-drain overlap respectively. Figures 2aand2b show the structure of Si 1 x Ge x with the mole fraction of (x) based DG TFET devices. The schematic of DG TFET with gate-drain overlap is shown in figure 3.Table1 provides the parameter space for DG TFETs. In this study, 1 V is the supply voltage and 1.8 V is the gate voltage.
2 2 Page 2 of 8 Pramana J. Phys. (2018) 91:2 Figure 1. Structure of Si-based DG TFET and DG TFET with gate-drain overlap. Figure 3. Schematic of DG TFET with gate-drain overlap. simulator. Proper tuning of the gate and gate-drain overlap work function are performed to obtain optimised I ON with matched I OFF for DG TFETs with gate-drain overlap. The device is calibrated against the published results [4]. From our previous work, the mole fraction (x) of Si 1 x Ge x is optimised to 0.4 which offers more I ON and least I OFF [15]. Figure 4 depicts the I d V g characteristics of Si- and Si 1 x Ge x -based DG TFETs and DG TFETs with gate-drain overlap. As mentioned earlier, for all the devices described in this study, I OFF matching is done by proper work function tuning. It is evident from the plot that Si 1 x Ge x -based DG TFETs with gatedrain overlap offers higher I ON and lower SS compared to Si-based devices. The subthreshold swing of the device is expressed as Figure 2. Structure of Si 1 x Ge x -based DG TFET and DG TFET with gate-drain overlap. In addition to doping-dependent mobility, effects of high and normal electric fields on mobility and velocity saturation model, non-local Hurkx band-to-band tunnelling, Fermi Dirac statistics and Shockley Read Hall recombination model are also included in the device SS = dv g (mv/dec). (1) d(log I d ) Figure 5 shows SS for varying gate voltage for all the nominal devices whose I OFF values are matched. SS is extracted for the gate voltages ranging from 0.6 V because gate-induced drain leakage (GIDL) is observed below 0.6 V. It can be observed from figure 5 that SS for DG TFET with gate-drain overlap performs better with respect to DG TFET without gate-drain overlap for both Si and Si 1 x Ge x.
3 Pramana J. Phys. (2018) 91:2 Page 3 of 8 2 Table 1. Parameter space for DG TFETs. Parameters Nominal value Range of values Gate length (L g ) 50 nm nm Gate oxide thickness (t ox ) 3 nm 1 5 nm Channel thickness (t ch ) 10 nm 5 15 nm Channel doping concentration (N ch ) 1e17cm 3 1e15 1e19 cm 3 Drain doping concentration (N d ) 5e18cm 3 5e17 1e20 cm 3 Source doping concentration (N s ) 1e20 cm 3 5e19 8e20 cm 3 Figure 4. I d V g characteristics of Si- and Si 1 x Ge x -based DG TFETs without gate-drain overlap and DG TFETs with gate-drain overlap with I OFF matched to 14.5 fa/μm. From (1), SS of TFET can be written as [ 1 dv eff SS = ln 10 + E + b ] de 1 V eff dv g E 2, (2) dv g where E is the electric field and b is the coefficient determined by the material properties of the junction and cross-sectional area of the device. It can be seen that the gate bias (V g ) is controlling over the tunnelling junction bias (V eff ) which results in lower values of SS for decreased values of V g. This result is in line with those of the results reported earlier [4,16,17]. The two important RF metrics, unity gain cut-off frequency ( f t ) and maximum oscillation frequency ( f max ), are extracted for the above-mentioned devices. f t is defined as the frequency at which current gain equals to one and in terms of device parameters, it is expressed as f t = g m, (3) 2πC gg where g m is the transconductance, C gg is given as the sum of C gs and C gd (C gd is the gate-to-drain intrinsic capacitance, C gs is the gate-to-source intrinsic capacitance). Figure 5. SS vs. V g. f max is defined as the frequency at which power gain drops to unity and can be expressed as f max = f t 4Rg (g ds + 2π f t C gd ), (4) where R g is the gate resistance and g ds is the output conductance. The structural and doping parameters of DG TFET without gate-drain overlap and DG TFET with gatedrain overlap for the nominal device is taken into consideration as per table 1 with I OFF matched to 14.5 fa/μm. All the four devices are compared with respect to I ON, SS, f t and f max and the results are given in table 2. Aspertable2, Si 1 x Ge x -based DG TFET with gate-drain overlap performs better than that of DG TFET without gate-drain overlap in terms of I ON,SS and f t. 3. Results and discussion The structural parameters (gate length (L g ), gate oxide thickness (t ox ), channel thickness (t ch )) and doping parameters (channel doping (N ch ), drain doping (N d )
4 2 Page 4 of 8 Pramana J. Phys. (2018) 91:2 Table 2. Comparison between DG TFET with gate-drain overlap and DG TFET. Parameters DG TFET with gate-drain overlap DG TFET without gate-drain overlap Si 1 x Ge x Si Si 1 x Ge x Si I OFF (fa/μm) I ON (μa/μm) SS (mv/dec) f t (GHz) f max (GHz) Figure 6. SS vs. L g. and source doping (N s )) are varied as shown in table 1 to extract SS, f t and f max. 3.1 Variation in gate length (L g ) The variation of SS against gate length (L g )isshown in figure 6. It can be observed from the plot that SS decreases with increasing L g. This can be attributed to the reduction in short channel effects (SCEs) for larger gate lengths [18,19]. Figure 7 gives the plot of the variation of f t and f max against gate length (L g ). It can be seen from the graph that f t decreases with increasing L g. f t is decided by both g m and C gg.asl g is scaled down, g m increases whereas C gg remains almost constant resulting in increased f t. [20]. It has been observed that Si-based DG TFETs with gate-drain overlap offers better f t compared to DG TFETs without gate-drain overlap due to the drastic increase of g m found in DG TFETs with gatedrain overlap. This result is valid for Si 1 x Ge x based devices also due to the reasons discussed earlier. It can also be observed from the plot that f max decreases with increasing L g. The increase in f max is due to the reduced channel resistance and parasitic capacitance C gd for smaller gate lengths [21]. Both Si and Si 1 x Ge x -based Figure 7. f t and f max vs. L g. DG TFETs with gate-drain overlap have comparatively lesser values of f max due to larger values of g ds [22]. 3.2 Variation in gate oxide thickness (t ox ) Figure 8 shows the variation of SS against t ox. It can be noticed from the graph that SS increases for values below 4 nm. For very lesser values of t ox, gate leakage occurs due to gate tunnelling and hence SS is increased. Figure 9 shows the variation of f t and f max against t ox. It can be seen that f t increases for lower values of t ox. g m increases with decreasing t ox because of the increase in vertical gate electric field which ultimately enhances f t [23]. This result is observed for both Si and Si 1 x Ge x - based devices. It is observed from the graph that f max decreases with increasing t ox. Higher values of f max are achieved due to degradation of channel resistance and output conductance as discussed earlier. 3.3 Variation in channel thickness (t ch ) Figure 10 shows the SS variation for the values of t ch as mentioned in table 1. It can be observed that SS decreases upto t ch = 12 nm for both Si and Si 1 x Ge x - based DG TFET devices. This result is on par with the
5 Pramana J. Phys. (2018) 91:2 Page 5 of 8 2 Figure 8. SS vs. t ox. Figure 10. SS vs. t ch. Figure 9. f t and f max vs. t ox. Figure 11. f t and f max vs. t ch. already published results [24,25]. For Si 1 x Ge x -based DG TFET with gate-drain overlap, SS still decreases upto t ch = 15 nm giving a least SS of 8 mv/dec. Figure 11 shows the f t and f max variation with respect to t ch variation. It can be observed that f t increases with the downscaling of t ch. For lower values of t ch, I ON increases, thereby g m increases which ultimately improves f t. Comparatively, the gate capacitance values are lower and hence the values of f t are more with the decrease in t ch and this may be reasoned out due to the screening of gate fringing fields [26]. As discussed earlier, f max follows the same trend of f t for all the devices. 3.4 Variation in channel doping (N ch ) Figure 12 shows the variation of SS against channel doping (N ch ). It can be noticed from the plot that SS remains Figure 12. SS vs. N ch. more or less constant up to N ch = 1e18/cm 3 and thereafter it increases. This is due to the better gate control over the channel for lesser doping concentration [18].
6 2 Page 6 of 8 Pramana J. Phys. (2018) 91:2 Comparatively, it can be found that DG TFETs with gate-drain overlap shows less values of SS. Figure 13 shows the variation of f t and f max against channel doping (N ch ). The graph shows that both f t and f max are almost insensitive for lesser concentration of channel doping and start to decrease after N ch = 1e18/cm 3. This can be reasoned out because of g m degradation f t decreases for higher doping levels [27]. 3.5 Variation in drain doping (N d ) Figure 13. f t and f max vs. N ch. Figure 14 showsthe variationof SS withrespectto drain doping (N d ). The graph shows an increase in SS after a doping concentration of N d = 1e19/cm 3. This may be attributed to the increase in electron density for higher doping levels which ultimately decreases the threshold voltage (V t ). This is evident from figure 15. Due to this reduction in threshold voltage, SS increases because gate loses control over the channel. Figure 16 shows f t and f max variations for various values of drain doping (N d ). For all the devices mentioned, f t increases because of the increase in g m for higher doping levels. For DG TFETs with gate-drain overlap, f max shows an increasing trend for all values of N d whereas DG TFETs without gate-drain overlap exhibit an increase in f max after the doping concentration of N d = 1e19/cm Variation in source doping (N s ) Figure 14. SS vs. N d. Figure 17 depicts the variation of SS with respect to source doping (N s ). It can be noted that SS gives a least value for N s = 1e20/cm 3 for all the devices. Since source is of p-type material, electron density gets Figure 15. Density for the two drain doping concentrations of Si-based DG TFET.
7 Pramana J. Phys. (2018) 91:2 Page 7 of 8 2 N s = 5e20/cm 3 and thereafter decrease due to the increase in transconductance. 4. Conclusion Figure 16. f t and f max vs. N d. In this work, four different devices of DG TFETs are studied using TCAD simulations. An asymmetric gate oxide is introduced on gate-drain overlap of Si and Si 1 x Ge x -based DG TFETs and its RF performance is compared with that of DG TFETs without gatedrain overlap. The structural parameters, L g, t ox, t ch and doping parameters, N ch, N d, N s are varied for all the devices. It can be found that the variation in the structural parameters, t ox and t ch,offersmorerfperformance enhancement rather than the variation of doping parameters. This enhancement in RF performance is particularly observed in DG TFETs with gate-drain overlap devices. Hence, DG TFETs with gate-drain overlap is considered to be superior to that of DG TFETs without gate-drain overlap and it seems to be a promising candidate for future RF/analog or mixed signal circuit applications. Acknowledgements This work is supported by the Department of Science and Technology, Government of India under SERB scheme Grant No. SERB/F/2660. Figure 17. SS vs. N s. Figure 18. f t and f max vs. N s. decreased for a higher doping source concentration and hence V t decreases resulting in higher SS. Figure 18 shows the variation of f t and f max for different values of source doping (N s ). It can be observed that for all the devices, both f t and f max increase upto References [1] Y Khatami and K Banerjee, IEEE Trans. Electron Devices 56, 2752 (2009) [2] P S Gupta, S Kanungo, H Rahaman, K Sinha and P S Dasgupta, Int. J. Appl. Phys. Math. 2, 240 (2012) [3] A C Seabaugh and Q Zhang, Proc. IEEE 98, 2095 (2010) [4] K Boucart and A M Ionescu, IEEE Trans. Electron Devices 54, 1725 (2007) [5] K-F Lee et al, NSTI Nanotechnol. 2, 65 (2010) [6] L Zhang, M Chan and F He, IEEE International Conference on Electron Devices and Solid-State Circuits (Hong Kong, 2010) p. 1 [7] S M Razavi, S H Zahiri and S E Hosseini, Pramana J. Phys. 88, 58 (2017) [8] A Hraziia, C Andrei, A Vladimirescu, A Amara and C Anghel, Solid State Electron. 70, 67 (2012) [9] E-H Toh, G H Wang, L Chan, D Sylvester, C-H Heng, G S Samudra and Y-C Leo, Jpn. J. Appl. Phys. 47, 2593 (2008) [10] Q T Zhao, J M Hartmann and S Mantl, IEEE Electron. Device Lett. 32, 1480 (2011)
8 2 Page 8 of 8 Pramana J. Phys. (2018) 91:2 [11] H W Kim, J H Kim, S W Kim, M-C Sun, E Park and B-G Park, Jpn. J. Appl. Phys. 53, Article ID 06JE12-1 (2014) [12] S Richter et al, Solid State Electron. 98, 75 (2014) [13] D B Abdi and M J Kumar, J. Electron Device Soc. 2, 187 (2014) [14] Synopsys Sentaurus Device User Guide version J [15] S Poorvasha and B Lakshmi, International Conference on VLSI Systems, Architectures, Technology and Applications (2016) [16] Y Zhu and M K Hudait, Nanotechnol. Rev. 2, 637 (2013) [17] P Chaturvedi and M J Kumar, Jpn. J. Appl. Phys. 53, Article No (2014) [18] G Rawat, S Kumar, E Goel, M Kumar1, S Dubey and S Jit, J. Semicond. 35, (2014) [19] N B Balamurugan, K Sankaranarayanan, P Amutha and M F John, J. Semicond. Technol. Sci. 8, 221(2008) [20] S Cho, J S Lee, K R Kim, B-G Park, J S Harris and I M Kang, IEEE Trans. Electron Devices 58, 4164 (2011) [21] V Vijayvargiya and S K Vishvakarma, IEEE Trans. Nanotechnol. 13, 974 (2014) [22] J Mo, E Lind and L E Wernersson, IEEE Electron Device Lett. 35, 515 (2014) [23] Sushant S Suryagandh, Mayank Garg, M Gupta, Jason C S Woo, International Conference on Solid-state and Integrated Circuits Technology, Vol. 1, p. 153 (2004). [24] J Y Song, W Y Choi, J H Park, J D Lee and B-G Park, IEEE Trans. Nanotechnol. 5, 186 (2006) [25] T A Bhat, M Mustafa and M R Beigh, J. Nano Electron. Phys. 7, Article No (2015) [26] A Nandi, A K Saxena and S Dasgupta, IEEE Trans. Electron Devices 60, 1529 (2013) [27] B Lakshmi and R Srinivasan, Int. J. VLSI Design Commun. Syst. 1, 36 (2010)
Journal of Electron Devices, Vol. 18, 2013, pp JED [ISSN: ]
DrainCurrent-Id in linearscale(a/um) Id in logscale Journal of Electron Devices, Vol. 18, 2013, pp. 1582-1586 JED [ISSN: 1682-3427 ] SUITABILITY OF HIGH-k GATE DIELECTRICS ON THE DEVICE PERFORMANCE AND
More informationCHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS
98 CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS In this chapter, the effect of gate electrode work function variation on DC
More informationSimple and accurate modeling of the 3D structural variations in FinFETs
Simple and accurate modeling of the 3D structural variations in FinFETs Donghu Kim Electrical Engineering Program Graduate school of UNIST 2013 Simple and accurate modeling of the 3D structural variations
More informationJournal of Engineering Science and Technology Review 8 (4) (2015) Research Article. Analytical Model of Symmetric Halo Doped DG-Tunnel FET
Jestr Journal of Engineering Science and Technology Review 8 (4) (2015) 125-130 Research Article JOURNAL OF Engineering Science and Technology Review www.jestr.org Analytical Model of Symmetric Halo Doped
More informationSTATISTICAL MODELLING OF f t TO PROCESS PARAMETERS IN 30 NM GATE LENGTH FINFETS B. Lakshmi and R. Srinivasan
STATISTICAL MODELLING OF f t TO PROCESS PARAMETERS IN 30 NM GATE LENGTH FINFETS B. Lakshmi and R. Srinivasan Department of Information Technology SSN College of Engineering, Kalavakkam 603 110, Chennai,
More informationLecture 5: CMOS Transistor Theory
Lecture 5: CMOS Transistor Theory Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline q q q q q q q Introduction MOS Capacitor nmos I-V Characteristics
More informationA final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room).
A final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room). The Final Exam will take place from 12:30PM to 3:30PM on Saturday May 12 in 60 Evans.» All of
More informationOptimization of Line-Tunneling Type L-Shaped Tunnel Field-Effect-Transistor for Steep Subthreshold Slope
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 Article Optimization of Line-Tunneling Type L-Shaped Tunnel Field-Effect-Transistor
More informationA Multi-Gate CMOS Compact Model BSIMMG
A Multi-Gate CMOS Compact Model BSIMMG Darsen Lu, Sriramkumar Venugopalan, Tanvir Morshed, Yogesh Singh Chauhan, Chung-Hsun Lin, Mohan Dunga, Ali Niknejad and Chenming Hu University of California, Berkeley
More informationMOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA
MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the Field-Effect Transistor! Julius Lilienfeld filed a patent describing
More informationA Bottom-gate Depletion-mode Nanowire Field Effect Transistor (NWFET) Model Including a Schottky Diode Model
Journal of the Korean Physical Society, Vol. 55, No. 3, September 2009, pp. 1162 1166 A Bottom-gate Depletion-mode Nanowire Field Effect Transistor (NWFET) Model Including a Schottky Diode Model Y. S.
More informationPhysics-based compact model for ultimate FinFETs
Physics-based compact model for ultimate FinFETs Ashkhen YESAYAN, Nicolas CHEVILLON, Fabien PREGALDINY, Morgan MADEC, Christophe LALLEMENT, Jean-Michel SALLESE nicolas.chevillon@iness.c-strasbourg.fr Research
More informationMOS Transistor I-V Characteristics and Parasitics
ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes
More informationThe Critical Role of Quantum Capacitance in Compact Modeling of Nano-Scaled and Nanoelectronic Devices
The Critical Role of Quantum Capacitance in Compact Modeling of Nano-Scaled and Nanoelectronic Devices Zhiping Yu and Jinyu Zhang Institute of Microelectronics Tsinghua University, Beijing, China yuzhip@tsinghua.edu.cn
More informationECE-305: Fall 2017 MOS Capacitors and Transistors
ECE-305: Fall 2017 MOS Capacitors and Transistors Pierret, Semiconductor Device Fundamentals (SDF) Chapters 15+16 (pp. 525-530, 563-599) Professor Peter Bermel Electrical and Computer Engineering Purdue
More informationAS MOSFETS reach nanometer dimensions, power consumption
1 Analytical Model for a Tunnel Field-Effect Transistor Abstract The tunnel field-effect transistor (TFET) is a promising candidate for the succession of the MOSFET at nanometer dimensions. Due to the
More informationCHAPTER 3. EFFECT OF STRUCTURAL AND DOPING PARAMETER VARIATIONS ON f t, NQS DELAY, INTRINSIC GAIN AND NF IN N-TYPE FINFETS
34 CHAPTER 3 EFFECT OF STRUCTURAL AND DOPING PARAMETER VARIATIONS ON f t, NQS DELAY, INTRINSIC GAIN AND NF IN N-TYPE FINFETS In this chapter, the effect of structural and doping parameter variations on
More informationCMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor
CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1
More informationMOS Transistor Properties Review
MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO
More informationL ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling
L13 04202017 ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling Scaling laws: Generalized scaling (GS) p. 610 Design steps p.613 Nanotransistor issues (page 626) Degradation
More informationECE 342 Electronic Circuits. 3. MOS Transistors
ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More informationECE 342 Electronic Circuits. Lecture 6 MOS Transistors
ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2
More informationScaling Issues in Planar FET: Dual Gate FET and FinFETs
Scaling Issues in Planar FET: Dual Gate FET and FinFETs Lecture 12 Dr. Amr Bayoumi Fall 2014 Advanced Devices (EC760) Arab Academy for Science and Technology - Cairo 1 Outline Scaling Issues for Planar
More informationAn Analytical Model for a Gate-Induced-Drain-Leakage Current in a Buried-Channel PMOSFET
Journal of the Korean Physical Society, Vol. 4, No. 5, November 00, pp. 86 867 An Analytical Model for a Gate-Induced-Drain-Leakage Current in a Buried-Channel PMOSFET Seong-Ho Kim, Sung-Eun Kim, Joo-Han
More informationMultiple Gate CMOS and Beyond
Multiple CMOS and Beyond Dept. of EECS, KAIST Yang-Kyu Choi Outline 1. Ultimate Scaling of MOSFETs - 3nm Nanowire FET - 8nm Non-Volatile Memory Device 2. Multiple Functions of MOSFETs 3. Summary 2 CMOS
More informationEE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region
EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel
More informationNanoscale CMOS Design Issues
Nanoscale CMOS Design Issues Jaydeep P. Kulkarni Assistant Professor, ECE Department The University of Texas at Austin jaydeep@austin.utexas.edu Fall, 2017, VLSI-1 Class Transistor I-V Review Agenda Non-ideal
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 10 MOSFET part 1 guntzel@inf.ufsc.br ual-well Trench-Isolated
More informationLong Channel MOS Transistors
Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended to Metal-Oxide-Semiconductor Field-Effect transistors (MOSFET) by considering the following structure:
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationCHAPTER 2 AN OVERVIEW OF TCAD SIMULATOR AND SIMULATION METHODOLOGY
15 CHAPTER 2 AN OVERVIEW OF TCAD SIMULATOR AND SIMULATION METHODOLOGY In this chapter TCAD and the various modules available in the TCAD simulator have been discussed. The simulation methodologies to extract
More informationModelling of capacitance and threshold voltage for ultrathin normally-off AlGaN/GaN MOSHEMT
Pramana J. Phys. (07) 88: 3 DOI 0.007/s043-06-30-y c Indian Academy of Sciences Modelling of capacitance and threshold voltage for ultrathin normally-off AlGaN/GaN MOSHEMT R SWAIN, K JENA and T R LENKA
More informationMOS Transistor Theory
CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS
More informationEE5311- Digital IC Design
EE5311- Digital IC Design Module 1 - The Transistor Janakiraman V Assistant Professor Department of Electrical Engineering Indian Institute of Technology Madras Chennai October 28, 2017 Janakiraman, IITM
More informationCharacteristics Optimization of Sub-10 nm Double Gate Transistors
Characteristics Optimization of Sub-10 nm Double Gate Transistors YIMING LI 1,,*, JAM-WEM Lee 1, and HONG-MU CHOU 3 1 Departmenet of Nano Device Technology, National Nano Device Laboratories Microelectronics
More informationThe Devices: MOS Transistors
The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor
More informationENHANCEMENT OF NANO-RC SWITCHING DELAY DUE TO THE RESISTANCE BLOW-UP IN InGaAs
NANO: Brief Reports and Reviews Vol. 2, No. 4 (27) 233 237 c World Scientific Publishing Company ENHANCEMENT OF NANO-RC SWITCHING DELAY DUE TO THE RESISTANCE BLOW-UP IN InGaAs MICHAEL L. P. TAN, ISMAIL
More informationSupporting information
Supporting information Design, Modeling and Fabrication of CVD Grown MoS 2 Circuits with E-Mode FETs for Large-Area Electronics Lili Yu 1*, Dina El-Damak 1*, Ujwal Radhakrishna 1, Xi Ling 1, Ahmad Zubair
More informationFinal Examination EE 130 December 16, 1997 Time allotted: 180 minutes
Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2
More informationBSIM-CMG Model. Berkeley Common-Gate Multi-Gate MOSFET Model
BSIM-CMG Model Why BSIM-CMG Model When we reach the end of the technology roadmap for the classical CMOS, multigate (MG) CMOS structures will likely take up the baton. Numerous efforts are underway to
More information(a) (b) Supplementary Figure 1. (a) (b) (a) Supplementary Figure 2. (a) (b) (c) (d) (e)
(a) (b) Supplementary Figure 1. (a) An AFM image of the device after the formation of the contact electrodes and the top gate dielectric Al 2 O 3. (b) A line scan performed along the white dashed line
More informationPerformance Analysis of. doped and undoped AlGaN/GaN HEMTs
Performance Analysis of doped and undoped AlGaN/GaN HEMTs Smitha G S 1, Meghana V 2, Narayan T. Deshpande 3 1 M. Tech Student, ECE, BMS College of Engineering, Bengaluru, Karnataka, India 2B.E. Student,
More informationECE 305: Fall MOSFET Energy Bands
ECE 305: Fall 2016 MOSFET Energy Bands Professor Peter Bermel Electrical and Computer Engineering Purdue University, West Lafayette, IN USA pbermel@purdue.edu Pierret, Semiconductor Device Fundamentals
More informationComponents Research, TMG Intel Corporation *QinetiQ. Contact:
1 High-Performance 4nm Gate Length InSb P-Channel Compressively Strained Quantum Well Field Effect Transistors for Low-Power (V CC =.5V) Logic Applications M. Radosavljevic,, T. Ashley*, A. Andreev*, S.
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 10/30/2007 MOSFETs Lecture 4 Reading: Chapter 17, 19 Announcements The next HW set is due on Thursday. Midterm 2 is next week!!!! Threshold and Subthreshold
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationModeling of the Substrate Current and Characterization of Traps in MOSFETs under Sub-Bandgap Photonic Excitation
Journal of the Korean Physical Society, Vol. 45, No. 5, November 2004, pp. 1283 1287 Modeling of the Substrate Current and Characterization of Traps in MOSFETs under Sub-Bandgap Photonic Excitation I.
More informationAvailable online at ScienceDirect. Procedia Materials Science 11 (2015 )
Available online at www.sciencedirect.com ScienceDirect Procedia Materials Science 11 (2015 ) 287 292 5th International Biennial Conference on Ultrafine Grained and Nanostructured Materials, UFGNSM15 Tunneling
More informationA Verilog-A Compact Model for Negative Capacitance FET
A Verilog-A Compact Model for Negative Capacitance FET Version.. Muhammad Abdul Wahab and Muhammad Ashraful Alam Purdue University West Lafayette, IN 4797 Last Updated: Oct 2, 25 Table of Contents. Introduction...
More informationmobility reduction design rule series resistance lateral electrical field transversal electrical field
Compact Modelling of Submicron CMOS D.B.M. Klaassen Philips Research Laboratories, Eindhoven, The Netherlands ABSTRACT The accuracy of present-day compact MOS models and relevant benchmark criteria are
More informationDrift-diffusion model for single layer transition metal dichalcogenide field-effect transistors
Drift-diffusion model for single layer transition metal dichalcogenide field-effect transistors David Jiménez Departament d'enginyeria Electrònica, Escola d'enginyeria, Universitat Autònoma de Barcelona,
More informationThe Future of CMOS. David Pulfrey. CHRONOLOGY of the FET. Lecture Lilienfeld s patent (BG FET) 1965 Commercialization (Fairchild)
The Future of CMOS David Pulfrey 1 CHRONOLOGY of the FET 1933 Lilienfeld s patent (BG FET) 1965 Commercialization (Fairchild) 1991 The most abundant object made by mankind (C.T. Sah) 2003 The 10 nm FET
More informationECE 497 JS Lecture - 12 Device Technologies
ECE 497 JS Lecture - 12 Device Technologies Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 NMOS Transistor 2 ρ Source channel charge density
More informationCarbon Nanotube Electronics
Carbon Nanotube Electronics Jeorg Appenzeller, Phaedon Avouris, Vincent Derycke, Stefan Heinz, Richard Martel, Marko Radosavljevic, Jerry Tersoff, Shalom Wind H.-S. Philip Wong hspwong@us.ibm.com IBM T.J.
More informationEvaluation of Electronic Characteristics of Double Gate Graphene Nanoribbon Field Effect Transistor for Wide Range of Temperatures
Evaluation of Electronic Characteristics of Double Gate Graphene Nanoribbon Field Effect Transistor for Wide Range of Temperatures 1 Milad Abtin, 2 Ali Naderi 1 Department of electrical engineering, Masjed
More informationSOI/SOTB Compact Models
MOS-AK 2017 An Overview of the HiSIM SOI/SOTB Compact Models Marek Mierzwinski*, Dondee Navarro**, and Mitiko Miura-Mattausch** *Keysight Technologies **Hiroshima University Agenda Introduction Model overview
More informationImpact of oxide thickness on gate capacitance Modelling and comparative analysis of GaN-based MOSHEMTs
PRAMANA c Indian Academy of Sciences Vol. 85, No. 6 journal of December 2015 physics pp. 1221 1232 Impact of oxide thickness on gate capacitance Modelling and comparative analysis of GaN-based MOSHEMTs
More informationFigure 1: MOSFET symbols.
c Copyright 2008. W. Marshall Leach, Jr., Professor, Georgia Institute of Technology, School of Electrical and Computer Engineering. The MOSFET Device Symbols Whereas the JFET has a diode junction between
More informationSteep Slope Transistors beyond the Tunnel FET concept. David Esseni, University of Udine
Steep Slope Transistors beyond the Tunnel FET concept David Esseni, University of Udine Overcome Boltzmann s Tyranny Sub-threshold swing may be expressed as V g = φ s V S/D G In MOSFETs: - second term
More informationMOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations
ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 10, Number 2, 2007, 189 197 MOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations S. EFTIMIE 1, ALEX. RUSU
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 7: February 4, 2016 MOS SPICE Models, MOS Parasitic Details Lecture Outline! MOS Capacitances " Extrinsic " Intrinsic! Lumped Capacitance
More informationEE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing
EE115C Winter 2017 Digital Electronic Circuits Lecture 3: MOS RC Model, CMOS Manufacturing Agenda MOS Transistor: RC Model (pp. 104-113) S R on D CMOS Manufacturing Process (pp. 36-46) S S C GS G G C GD
More informationChapter 4 Field-Effect Transistors
Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation
More information! MOS Capacitances. " Extrinsic. " Intrinsic. ! Lumped Capacitance Model. ! First Order Capacitor Summary. ! Capacitance Implications
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 7: February, 07 MOS SPICE Models, MOS Parasitic Details Lecture Outline! MOS Capacitances " Extrinsic " Intrinsic! Lumped Capacitance Model!
More informationIntroduction and Background
Analog CMOS Integrated Circuit Design Introduction and Background Dr. Jawdat Abu-Taha Department of Electrical and Computer Engineering Islamic University of Gaza jtaha@iugaza.edu.ps 1 Marking Assignments
More informationECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN
ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN CMOS PROCESS CHARACTERIZATION VISHAL SAXENA VSAXENA@UIDAHO.EDU Vishal Saxena DESIGN PARAMETERS Analog circuit designers care about: Open-loop Gain: g m r o
More informationErik Lind
High-Speed Devices, 2011 Erik Lind (Erik.Lind@ftf.lth.se) Course consists of: 30 h Lectures (H322, and Fys B check schedule) 8h Excercises 2x2h+4h Lab Excercises (2 Computer simulations, 4 RF measurment
More informationVLSI Design The MOS Transistor
VLSI Design The MOS Transistor Frank Sill Torres Universidade Federal de Minas Gerais (UFMG), Brazil VLSI Design: CMOS Technology 1 Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V
More informationTunnel-FET: bridging the gap between prediction and experiment through calibration
Tunnel-FET: bridging the gap between prediction and experiment through calibration Anne Verhulst Quentin Smets, Jasper Bizindavyi, Mazhar Mohammed, Devin Verreck, Salim El Kazzi, Alireza Alian, Yves Mols,
More informationDual-metal-gate Structure of AlGaN/GaN MIS HEMTs Analysis and Design
Dual-metal-gate Structure of AlGaN/GaN MIS HEMTs Analysis and Design Mr. Gaurav Phulwari 1, Mr. Manish Kumar 2 Electronics & Communication Engineering 1, 2, Bhagwant University, Ajmer 1,2 M.Tech Scholar
More informationThe HV-EKV MOSFET Model
The HV-EKV MOSFET Model Ecole Polytechnique Fédérale de Lausanne (EPFL), Switzerland EPFL Team Yogesh Singh Chauhan, Costin Anghel, Francois Krummenacher, Adrian Mihai Ionescu and Michel Declercq CMC Meeting,
More informationThis is the author s final accepted version.
Al-Ameri, T., Georgiev, V.P., Adamu-Lema, F. and Asenov, A. (2017) Does a Nanowire Transistor Follow the Golden Ratio? A 2D Poisson- Schrödinger/3D Monte Carlo Simulation Study. In: 2017 International
More informationThe Devices. Jan M. Rabaey
The Devices Jan M. Rabaey Goal of this chapter Present intuitive understanding of device operation Introduction of basic device equations Introduction of models for manual analysis Introduction of models
More informationNegative Capacitance Tunnel Field Effect Transistor: A Novel Device with Low Subthreshold Swing and High ON Current
Negative Capacitance Tunnel Field Effect Transistor: A Novel Device with Low Subthreshold Swing and High ON Current Nadim Chowdhury, S. M. Farhaduzzaman Azad and Quazi D.M. Khosru Department of Electrical
More informationInternational Journal of VLSI design & Communication Systems (VLSICS) Vol.3, No.1, February 2012
An Analytical Model for Fringing Capacitance in Double gate Hetero Tunnel FET and Analysis of effect of Traps and Oxide charges on Fringing Capacitance Brinda Bhowmick 1 and Srimanta Baishya 2 1 Department
More informationFundamentals of the Metal Oxide Semiconductor Field-Effect Transistor
Triode Working FET Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor The characteristics of energy bands as a function of applied voltage. Surface inversion. The expression for the
More informationThe Devices. Devices
The The MOS Transistor Gate Oxyde Gate Source n+ Polysilicon Drain n+ Field-Oxyde (SiO 2 ) p-substrate p+ stopper Bulk Contact CROSS-SECTION of NMOS Transistor Cross-Section of CMOS Technology MOS transistors
More informationAnalysis of InAs Vertical and Lateral Band-to-Band Tunneling. Transistors: Leveraging Vertical Tunneling for Improved Performance
Analysis of InAs Vertical and Lateral Band-to-Band Tunneling Transistors: Leveraging Vertical Tunneling for Improved Performance Kartik Ganapathi, Youngki Yoon and Sayeef Salahuddin a) Department of Electrical
More informationCOMPACT GRAPHENE FIELD EFFECT TRANSISTOR MODELING WITH QUANTUM CAPACITANCE EFFECTS
COMPACT GRAPHENE FIELD EFFECT TRANSISTOR MODELING WITH QUANTUM CAPACITANCE EFFECTS Arya Raj K. and Bala Tripura Sundari B. Department of Electronics & Communication Engineering, Amrita Viswa Vidyapeetham,
More informationAnalytical Modeling of Threshold Voltage for a. Biaxial Strained-Si-MOSFET
Contemporary Engineering Sciences, Vol. 4, 2011, no. 6, 249 258 Analytical Modeling of Threshold Voltage for a Biaxial Strained-Si-MOSFET Amit Chaudhry Faculty of University Institute of Engineering and
More informationDepartment of Electronic Engineering, Chienkuo Technology University, No. 1, Chieh Shou N. Rd., Changhua City, 500 Taiwan, R.O.C.
Typeset using jjap.cls Compact Hot-Electron Induced Oxide Trapping Charge and Post- Stress Drain Current Modeling for Buried-Channel p-type Metal- Oxide-Semiconductor-Field-Effect-Transistors
More informationECE 546 Lecture 10 MOS Transistors
ECE 546 Lecture 10 MOS Transistors Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu NMOS Transistor NMOS Transistor N-Channel MOSFET Built on p-type
More informationLecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:
Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I- curve (Square-Law Model)
More informationMOS Transistor Theory
MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors
More informationPractice 3: Semiconductors
Practice 3: Semiconductors Digital Electronic Circuits Semester A 2012 VLSI Fabrication Process VLSI Very Large Scale Integration The ability to fabricate many devices on a single substrate within a given
More informationThreshold voltage shift of heteronanocrystal floating gate flash memory
JOURNAL OF APPLIED PHYSICS 97, 034309 2005 Threshold voltage shift of heteronanocrystal floating gate flash memory Yan Zhu, Dengtao Zhao, Ruigang Li, and Jianlin Liu a Quantum Structures Laboratory, Department
More informationASYMMETRICAL DOUBLE GATE (ADG) MOSFETs COMPACT MODELING. M. Reyboz, O. Rozeau, T. Poiroux, P. Martin
ASYMMETRICAL DOUBLE GATE (ADG) MOSFETs COMPACT MODELING M. Reyboz, O. Rozeau, T. Poiroux, P. Martin 005 OUTLINE I INTRODUCTION II ADG ARCHITECTURE III MODELING DIFFICULTIES I DIFFERENT WAYS OF MODELING
More informationA Numerical Study of Scaling Issues for Schottky Barrier Carbon Nanotube Transistors
A Numerical Study of Scaling Issues for Schottky Barrier Carbon Nanotube Transistors Jing Guo, Supriyo Datta and Mark Lundstrom School of Electrical and Computer Engineering, Purdue University, West Lafayette,
More informationUniversal TFET model implementation in Verilog-A
Universal TFET model implementation in Verilog-A Version 1.6.8, January 2015 Hao Lu*, Trond Ytterdal #, and Alan Seabaugh* *University of Notre Dame # Norwegian University of Science and Technology Table
More informationAlGaN/GaN-based HEMT on SiC substrate for microwave characteristics using different passivation layers
PRAMANA c Indian Academy of Sciences Vol. 79, No. 1 journal of July 2012 physics pp. 151 163 AlGaN/GaN-based HEMT on SiC substrate for microwave characteristics using different passivation layers T R LENKA
More informationSubthreshold and scaling of PtSi Schottky barrier MOSFETs
Superlattices and Microstructures, Vol. 28, No. 5/6, 2000 doi:10.1006/spmi.2000.0954 Available online at http://www.idealibrary.com on Subthreshold and scaling of PtSi Schottky barrier MOSFETs L. E. CALVET,
More informationSemiconductor Physics fall 2012 problems
Semiconductor Physics fall 2012 problems 1. An n-type sample of silicon has a uniform density N D = 10 16 atoms cm -3 of arsenic, and a p-type silicon sample has N A = 10 15 atoms cm -3 of boron. For each
More informationModeling and Computation of Gate Tunneling Current through Ultra Thin Gate Oxides in Double Gate MOSFETs with Ultra Thin Body Silicon Channel
Modeling and Computation of Gate Tunneling Current through Ultra Thin Gate Oxides in Double Gate MOSFETs with Ultra Thin Body Silicon Channel Bhadrinarayana L V 17 th July 2008 Microelectronics Lab, Indian
More informationLow Frequency Noise in MoS 2 Negative Capacitance Field-effect Transistor
Low Frequency Noise in MoS Negative Capacitance Field-effect Transistor Sami Alghamdi, Mengwei Si, Lingming Yang, and Peide D. Ye* School of Electrical and Computer Engineering Purdue University West Lafayette,
More informationMOSFET Capacitance Model
MOSFET Capacitance Model So far we discussed the MOSFET DC models. In real circuit operation, the device operates under time varying terminal voltages and the device operation can be described by: 1 small
More informationLecture 3: CMOS Transistor Theory
Lecture 3: CMOS Transistor Theory Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V Characteristics Gate and Diffusion Capacitance 2 Introduction So far, we have treated transistors
More informationSuppression of Gate-Induced Drain Leakage by Optimization of Junction Profiles in 22 nm and 32 nm SOI nfets
Suppression of Gate-Induced Drain Leakage by Optimization of Junction Profiles in 22 nm and 32 nm SOI nfets Andreas Schenk a,, a Integrated Systems Laboratory, ETH Zurich, Gloriastrasse 35, CH-8092, Switzerland
More informationVLSI Design and Simulation
VLSI Design and Simulation Performance Characterization Topics Performance Characterization Resistance Estimation Capacitance Estimation Inductance Estimation Performance Characterization Inverter Voltage
More informationEEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 118 Lecture #2: MOSFET Structure and Basic Operation Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Announcements Lab 1 this week, report due next week Bring
More informationLecture 4: CMOS Transistor Theory
Introduction to CMOS VLSI Design Lecture 4: CMOS Transistor Theory David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Outline q Introduction q MOS Capacitor q
More information