Dynamics of Dickson Charge Pump Circuit
|
|
- Ashlyn O’Connor’
- 5 years ago
- Views:
Transcription
1 Dynamics of Dickson harge Pump ircuit Kenji KASHIWASE, Haruo KOBAYASHI, Nobuyuki KUROIWA, Naoto HAYASAKA, Takao MYONO, Tatsuya SUZUKI, Takashi IIJIMA, and Shuhei KAWAI Dept of Electronic Engineering, Gunma University, -5- Tenjin-cho Kiryu Japan phone: fax: k haruo@elgunma-uacjp Semiconductor ompany, Sanyo Electric orp -- Sakata Oizumi-Machi Ora-Gun Gunma Japan Abstract This paper presents dynamics of Dickson charge pump circuits for high voltage generation Several formulas regarding their output voltage, energy and efficiency in the transient state and the steady state are derived Keywords: harge Pump, High ltage Generator, Power Supply ircuit, State-Space Approach I Introduction harge pump circuits generate higher output voltages than the regular supply voltage [,, 3,, 5, 6, 7, 8, 9, 0,, and they have been used in non-volatile memories - such as EEPROM and flash memories - for their programming and erase operations through their floating gates They are also used for liquid crystal display (LD) systems and low-supply-voltage switchedcapacitor systems that require high voltages to drive analog devices Recently we have developed charge pump circuits for relatively large output current (several ma) for D driver [, 3, Most of MOS charge pump circuits are based on Dickson [, and Fig shows a four-stage Dickson charge pump circuit The drain-gate connected NMOS s (MD - MD5) are used as diodes there, so that the charges can be pushed only in one direction LK and LK are two out-ofphase pumping clocks, whose amplitude is usually the supply voltage V dd, and - are coupling capacitors with the same capacitance of The two clocks push the charge (and hence the node voltage) upward through the MOSFETs When LK goes from high to low and LK from low to high, the voltage at node is settled to V + V, and the voltage at node is to V, where V and V are defined as the steadystate lower voltage at nodes and respectively Both MD and MD3are reverse biased, and the charges are pushed from node to node through MD and the final voltage difference between nodes and is the threshold voltage of MD In this paper we describe the dynamics of Dickson charge pump circuits systematically For transient analysis, we assume that the circuit is ideal, and for steady state analysis, circuit nonidealities such as voltage drop across each switch, parasitic capacitance at each node and output current are incorporated The derived formulas would be useful for design and analysis of charge pump circuits II Basic Study of Power Electronics Before discussing the dynamics of charge pump circuits, we would like to call for the reader s attention to the following two examples to understand the energy dissipation in a circuit which consists of capacitors and switches: Example : Let us consider to charge a capacitor in a R circuit in Fig where the voltage across the capacitor is zero at time t = 0 Its differential equation is given by R d dt V out(t)+v out (t) =V dd, V out (0) = 0, and V out (t) is obtained as follows: V out (t) =V dd ( exp( t R )) The energy E Supply supplied from V dd for t =0to is given by E Supply = V dd because the charge V dd flows from V dd The energy stored in at the steady state (t = ) is given by E = V dd Also the energy E R dissipated through R from t =0 to is obtained by E R = R 0 (V dd V out (t)) = V dd
2 Then we have the following relationships: E Supply = E + E R, E = E R () One half of the energy supplied from V dd is stored in and the other half is dissipated through R Example : Let us consider a circuit in Fig3which consists of a capacitors, and a switch When the switch is off and the voltages across, are V, V respectively, the charges Q, Q and the energies E, E stored in, are given by Q = V, Q = V, E = V, E = V Then the total energy E is given by E = E + E = V + V () Next let the switch turn on, and the voltages across and becomes the same (V M ) at the steady state Then we obtain the followings: Q = V M, Q = V M (3) Since the charges are conserved between the states in Fig3(a) and Fig3(b), we have the following relationships: Q + Q = Q + Q () Then it follows from eqs(3) and () that and V + V = V M + V M V M = V + V + Hence the energies E, E stored in, in Fig3 (b) are given by E = V M = ( V + V ) ( + ), E = V M = ( V + V ) ( + ) Thus the total energy E in Fig3(b) yields to E = E + E = ( V + V ) (5) ( + ) It follows from eqs(),(5) that the energy difference E between the states in Figs3(a) and (b) is given by E := E E = (V V ) (6) ( + ) Note that when V V, then E >0 and the energy E was dissipated through the switch On the other hand, when V = V, E is equal to zero and this is called Zero-lt Switching (ZVS) III Transient Analysis of Dickson harge Pump ircuit This section derives a formula for the node voltage in the transient state of an ideal three-stage charge pump circuit and also shows that one half of the energy E Supply supplied from V dd and clock drivers for t =0 to are stored in the capacitors at t = and the other half is dissipated through the switches from t =0to Proposition : In an ideal three-stage charge pump circuit in Fig, the output voltage node V o (n) and the internal node voltage V (n) atn-th clock cycle are given by V o (n) = (λn + λn )V o(0) + (λ n λn )V (0)+ [ ( + 3 )λ n ( + 3 )λ n +V dd, (7) V (n) = (λ n λ n )V o (0) + (λn + λ n )V (0)+ where [ ( + 3 )λ n ( 3 )λ n +3V dd, (8) λ = +, λ = Proof : See Appendix Remark (i) Since λ < and λ <, as n, λ n 0, λ n 0, V o (n) V dd, V (n) 3V dd (ii) The proof of Proposition in Appendix uses socalled a state-space approach With this approach we can derive output node and internal node voltages at n-th cycle in an N-stage charge pump circuit for any positive integer N Proposition : When the charges in all the capacitors are zero at t = 0 in Fig, we have the following: E Supply = E + E R, E = E R (9)
3 Here E Supply is the energy supplied from V dd and clock drivers for t =0to, E is the energy stored in all the capacitors at the steady state (t = ) and E R is the dissipated power through the switches for t =0 to Proof : See Appendix Remark Propositin is a general case of Example IV Steady State Analysis of Dickson harge Pump ircuit Next we will consider the charge pump circuit at the steady state which includes circuit nonidealities Effects of ltage Drop Across Switch Let us consider the case that the switch is realized with a diode or a diode-connected MOSFET and it has some voltage drop V d when it is ON (Fig5) Proposition 3: (i) For 3-stage charge pump circuit, V o ( ) =(V dd V d ) (0) (ii) The energy dissipation P loss ( ) during one clock cycle T in the circuit at the steady state is given by P loss ( ) =0 Proof See Appendix 3 Effects of Parasitic apacitance Let us consider the case that each node has parasitic capacitance p (Fig6) Proposition : (i) For a 3-stage charge pump circuit, V o ( ) =( 3 p + p )V dd () (ii) The energy dissipation P loss ( ) during one clock cycle T in the circuit at the steady state is given by P loss ( ) = 3 p + p V dd () Remark Example helps us understand intuitively why the parasitic capacitance causes the energy loss given by eq() 3 Effects of Output urrent Let us consider the case that the output node provides load current I out (Fig7) Proposition 5: (i) For a 3-stage charge pump circuit, V o ( ) =( 7TI out )V dd (3) (ii) The energy dissipation P loss ( ) during one clock cycle T in the circuit at the steady state is given by P loss ( ) =8TI out V dd () Remark Examples and help us understand intuitively why the parasitic capacitance causes the energy loss given by eq() Proposition 6 : Efficiency η for a 3-stage charge pump circuit at the steady state is given by Output Power from V o η = Supplied Power from V dd and lock Drivers = 3 TI out (5) V dd Effects of Switch ltage Drop, Parasitic apacitance and Output urrent Altogether Let us consider the case that the charge pump circuit has the switch voltage drop V d, parasitic capacitances p and output load current I out (Fig8) Proposition 7: For a 3-stage charge pump circuit, V o ( ) =(+3 )V dd V d 7TI out + p (6) Proof See Appendix 7 Proposition 8 : Efficiency η for an N-stage charge pump circuit at the steady state is given by η = N p +(N + )( + p)v d TI out +NT Iout N p +(N +)V ddti out + p V dd TI out (7) Proof See Appendix 6 Note that Eq(7) yields to the following: η = Nα+(N + )( + α)βx +Nx Nα+γx (8) where x, α, β and γ are dimensionless, and defined by x := TI out, α := p V dd, β := V d, γ := N ++α V dd Proposition 9 : Effeciency η given by eq(8) has a peak value when x has the following value: x = Nα+ N α + [( β)γ Nαβγα (9) γ Proof By calculating η/ x = 0 and x > 0, we obtain eq(9)
4 We conclude this paper by remarking that Proposition 9 can theoretically explain our measurement result that the efficiency of our charge pump circuit [3 has a peak for a certain value of the output current I out and also for a certain value of the clock period T when the other conditions are fixed We would like to thank K Wilkinson for valuable discussions References [ J F Dickson, On-hip High-ltage Generation in NMOS Integrated ircuits Using an Improved ltage Multiplier Technique, IEEE J of Solid-State ircuits, vol, pp37-378, June 976 [ H San, H Kobayashi, T Myono, T Iijima and N Kuroiwa, Highly-Efficient Low-ltage-Operation harge Pump ircuits Using Bootstrapped Gate Transfer Switches, IEEJ, vol0-, No0, pp (Oct 000) [3 T Myono, S Kawai, A Uemoto, T Iizima, and H Kobayashi, Highly Efficient harge-pump ircuits with Large Output urrent Load for Mobile Equipment Applications, IEIE Trans Electron, vole8-, no0, pp60-6 (Oct 00) [ T Myono, T Iijima, A Uemoto, S Kawai and H Kobayashi, High-efficiency charge-pump circuits by 05 pumping up method, Proc of the 3th Workshop on ircuits and Systems in Karuizawa, pp79-8 (April 000) [5 J T Wu and K L hang, MOS harge Pumps for Low-ltage Operation, IEEE J of Solid-State ircuits, vol33, no, pp (April 998) [6 H Lin, K-H hang and S- Wong, Novel High Positive Pumping ircuits for Low Power Supply, Proc of ISAS99, pp38- (May 999) [7 K-W Min and S-H Kim, A High-ltage Generator Using harge Pump ircuit for Low ltage Flash Memories, IEIE Trans Electron, vole8-, no5, pp78-78 (May 999) [8 T Tanzawa and S Atsumi, Optimization of Word- Line Booster ircuit for Low-ltage Flash Memories, IEEE J of Solid-State ircuits, vol 3, no8 pp , (Aug 999) [9 J S Witters, G Groesenken, and H E Maes, Analysis and Modeling of On-hip High-ltage Generator ircuit for Use in EEPROM ircuits, IEEE J of Solid-State ircuits, vol, no5 pp , (Oct 989) [0 A Umezawa, S Atsumi, M Kuriyama, H Banba, K Imamiya, K Naruke, S Yamada, E Obi, M Oshikiri, T Suzuki, and S Tanaka, A 5-V-Only Operation 06- m Flash EEPROM with Row Decoder Scheme in Triple-Well Structure, IEEE J of Solid-State ircuits, vol 7, no, pp (Nov 99) [ Lauterbach, W Weber and D Romer, harge Sharing oncept and New locking Scheme for Power Efficiency and Electromagnetic Emission Improvement of Boosted harge Pumps, IEEE J of Solid- State ircuits, vol35, no5, pp (May 000) Appendix (Proof of Proposition ) Using the charge conservation law, we have the following state equation in Fig: where Then A := v(n +)=Av(n)+bV dd v(n) := [ [ V (n) V o (n) [, b := n v(n) =A n v(0) + A k bv dd k=0 and eqs(7), (8) are obtained Appendix (Proof of Proposition ) Using the charge conservation law for each cycle, the energy loss E loss (n) and the energy stored in all capacitors E c (n) atn-th cycle are given by and E loss (n) = 6 [0V (n) +5V o (n) +7V dd 8V (n)v o (n) 6V o (n)v dd 8V (n)v dd, E c (n) = [V (n) +V dd (n) V (n)v dd + V o )n) Then considering an initial condition E loss0, E R := E loss (n)+e loss0 =5, n=0 E c := lim E c(n) =5V n dd, and eq(9) is obtained Appendix 3 (Proof of Proposition 3) We have the following state equation in Fig5 v(n +)=Av(n)+Bv m
5 where [ B := 0 When n, we have [, v m := V d v( ) =Av( )+Bv m and eq(0) is obtained Appendix (Proof of Proposition ) We have the following state equation in Fig6: v(n +)=Av(n)+cV dd Then +6 V ddti out + p +V dd TI out η = E load E s ( ) and eqs(5),(7) have been obtained Appendix 7 (Proof of Proposition 7) In Fig8 we have the following state equations: V (n) = V (n)+ V dd V d, c := [ (+ p) + p (+ p) o (n) = V (n)+ V o(n) V d + V dd TI out, ( + p ) V When n, we have v( ) =Av( )+cv dd and eq() is obtained Appendix 5 (Proof of Proposition 5) We have the following state equation in Fig7 [ V (n +) = V o (n +) [ [ V (n) V o (n) When n, we have [ V ( ) = V o ( ) + [ 3 [ + [ 3 [ [ [ V ( ) V o ( ) TI out TI out and eq(3) is obtained Appendix 6 (Proof of Propositions 6 and 8) onsider the steady state in Fig8 Then the energy E load supplied from the output node during one clock cycle T is given by E load =[V dd 8V d +6 V dd TI out TI out + p + p Also the energy E s ( ) supplied from V dd and clock drivers during one clock cycle T is given by E s ( ) =3V dd 3 + p V dd V (n +)= V (n)+ V o + V d, V o (n +)= V o(n) TI out + p Then eq(6) has been obtained Figure aptions Fig: A four-stage Dickson charge pump Fig: A R circuit Fig3: Two capacitors and switch (a) In case that switch is OFF, the voltages across and are V and V respectively (a) In case that switch is ON The charges in and moves so that the voltages across and becomes the same (V M ) and some energy is dissipated through the switch Fig: An ideal three-stage Dickson charge pump circuit Fig5: A non-ideal three-stage Dickson charge pump circuit where voltage drop V d across each switch is considered Fig6: A non-ideal three-stage Dickson charge pump circuit where parasitic capacitance p at each node is considered Fig7: A non-ideal three-stage Dickson charge pump circuit where output load current I out is considered Fig8: A non-ideal three-stage Dickson charge pump circuit where voltage drop V d across each switch, parasitic capacitance p at each node, and output load current I out are considered
6 V MD MD MD3 MD Fig Vd V Vd T time Fig5 Fig R V ut p p p p Fig Fig6 V Iout V V (a) Fig7 VM (b) VM Vd V Vd p p p p Iout Fig3 Fig8
Heap Charge Pump Optimisation by a Tapered Architecture
R. Arona, E. Bonizzoni, F. Maloberti, G. Torelli: "Heap Charge Pump Optimisation by a Tapered Architecture"; Proc. of the IEEE International Symposium on Circuits and Systems, ISCAS 2005, Kobe, 23-26 May,
More informationSemiconductor Memory Classification
Semiconductor Memory Classification Read-Write Memory Non-Volatile Read-Write Memory Read-Only Memory Random Access Non-Random Access EPROM E 2 PROM Mask-Programmed Programmable (PROM) SRAM FIFO FLASH
More informationInput-Dependent Sampling-Time Error Effects Due to Finite Clock Slope in MOS Samplers
IEICE TRANS. ELECTRON., VOL.E87 C, NO.6 JUNE 004 1015 LETTER Special Section on Analog Circuit and Device Technologies Input-Dependent Sampling-Time Error Effects Due to Finite Clock Slope in MOS Samplers
More informationDigital Integrated Circuits A Design Perspective
Semiconductor Memories Adapted from Chapter 12 of Digital Integrated Circuits A Design Perspective Jan M. Rabaey et al. Copyright 2003 Prentice Hall/Pearson Outline Memory Classification Memory Architectures
More informationR. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder
. W. Erickson Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder 2.4 Cuk converter example L 1 C 1 L 2 Cuk converter, with ideal switch i 1 i v 1 2 1 2 C 2 v 2 Cuk
More informationChapter 3. Steady-State Equivalent Circuit Modeling, Losses, and Efficiency
Chapter 3. Steady-State Equivalent Circuit Modeling, Losses, and Efficiency 3.1. The dc transformer model 3.2. Inclusion of inductor copper loss 3.3. Construction of equivalent circuit model 3.4. How to
More informationPower Dissipation. Where Does Power Go in CMOS?
Power Dissipation [Adapted from Chapter 5 of Digital Integrated Circuits, 2003, J. Rabaey et al.] Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit
More informationGMU, ECE 680 Physical VLSI Design 1
ECE680: Physical VLSI Design Chapter VIII Semiconductor Memory (chapter 12 in textbook) 1 Chapter Overview Memory Classification Memory Architectures The Memory Core Periphery Reliability Case Studies
More informationLecture 25. Semiconductor Memories. Issues in Memory
Lecture 25 Semiconductor Memories Issues in Memory Memory Classification Memory Architectures TheMemoryCore Periphery 1 Semiconductor Memory Classification RWM NVRWM ROM Random Access Non-Random Access
More informationDigital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories
Digital Integrated Circuits A Design Perspective Semiconductor Chapter Overview Memory Classification Memory Architectures The Memory Core Periphery Reliability Case Studies Semiconductor Memory Classification
More informationSemiconductor Memories
Semiconductor References: Adapted from: Digital Integrated Circuits: A Design Perspective, J. Rabaey UCB Principles of CMOS VLSI Design: A Systems Perspective, 2nd Ed., N. H. E. Weste and K. Eshraghian
More informationMagnetic core memory (1951) cm 2 ( bit)
Magnetic core memory (1951) 16 16 cm 2 (128 128 bit) Semiconductor Memory Classification Read-Write Memory Non-Volatile Read-Write Memory Read-Only Memory Random Access Non-Random Access EPROM E 2 PROM
More informationEE115C Digital Electronic Circuits Homework #4
EE115 Digital Electronic ircuits Homework #4 Problem 1 Power Dissipation Solution Vdd =1.0V onsider the source follower circuit used to drive a load L =20fF shown above. M1 and M2 are both NMOS transistors
More informationStudy on Operating Principle of Cockcroft-Walton Circuit to Produce Plasmas Using High-Voltage Discharge )
Study on Operating Principle of ockcroft-walton ircuit to Produce Plasmas Using High-Voltage Discharge ) Takao FUKUYAMA and Keiichi SUGIHARA 1) Faculty of Education, Nagasaki University, 1-14 Bunkyo-machi,
More informationCMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators
IsLab Analog Integrated ircuit Design OMP-21 MOS omparators כ Kyungpook National University IsLab Analog Integrated ircuit Design OMP-1 omparators A comparator is used to detect whether a signal is greater
More informationCHARGE pump circuits are widely applied to flash memories
IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 25, NO. 6, JUNE 2010 1375 Analytical Models of Output Voltages and Power Efficiencies for Multistage Charge Pumps Chien-Pin Hsu and Hongchin Lin Abstract Accurate
More informationFully Integrated Dickson Charge Pumps with Optimized Power Efficiency
Proceedings of the World Congress on Engineering and Computer Science 00 ol Fully ntegrated Dickson Charge Pumps with Optimized Power Efficiency Jan Dreloigne Abstract This paper describes how the power
More informationELEN 610 Data Converters
Spring 04 S. Hoyos - EEN-60 ELEN 60 Data onverters Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 04 S. Hoyos - EEN-60 Electronic Noise Signal to Noise ratio SNR Signal Power
More informationHigh-to-Low Propagation Delay t PHL
High-to-Low Propagation Delay t PHL V IN switches instantly from low to high. Driver transistor (n-channel) immediately switches from cutoff to saturation; the p-channel pull-up switches from triode to
More informationChapter 8. Low-Power VLSI Design Methodology
VLSI Design hapter 8 Low-Power VLSI Design Methodology Jin-Fu Li hapter 8 Low-Power VLSI Design Methodology Introduction Low-Power Gate-Level Design Low-Power Architecture-Level Design Algorithmic-Level
More informationAnalysis and design of a new SRAM memory cell based on vertical lambda bipolar transistor
Microelectronics Journal 34 (003) 855 863 www.elsevier.com/locate/mejo Analysis and design of a new SRAM memory cell based on vertical lambda bipolar transistor Shang-Ming Wang*, Ching-Yuan Wu Institute
More informationDigital Microelectronic Circuits ( )
Digital Microelectronic ircuits (361-1-3021 ) Presented by: Dr. Alex Fish Lecture 5: Parasitic apacitance and Driving a Load 1 Motivation Thus far, we have learned how to model our essential building block,
More informationPhysics 212. Lecture 8. Today's Concept: Capacitors. Capacitors in a circuits, Dielectrics, Energy in capacitors. Physics 212 Lecture 8, Slide 1
Physics 212 Lecture 8 Today's oncept: apacitors apacitors in a circuits, Dielectrics, Energy in capacitors Physics 212 Lecture 8, Slide 1 Simple apacitor ircuit Q +Q -Q Q= Q Battery has moved charge Q
More informationHigh-Precision Strain Measurement Bridge Circuit With On-line Compensation for Parasitic Capacitance Effects
High-Precision Strain Measurement Bridge Circuit With On-line Compensation for Parasitic Capacitance Effects Masashi Kono Tetsuya Taura Takahide Suzuki Hiroshi Sunaga Yoshihisa Yamada Keigo Kimura Masanao
More informationLecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Restore Output. Pass Transistor Logic. How compare.
ESE 570: igital Integrated ircuits and VLSI undamentals Lec 16: March 19, 2019 Euler Paths and Energy asics & Optimization Lecture Outline! Pass Transistor Logic! Logic omparison! Transmission Gates! Euler
More informationSemiconductor Memories
!"#"$%&'()$*#+%$*,' -"+./"$0 1'!*0"#)'2*+03*.$"4* Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Semiconductor Memories December 20, 2002 !"#$%&'()*&'*+&, Memory Classification Memory Architectures
More informationStatic CMOS Circuits
Static MOS ircuits l onventional (ratio-less) static MOS» overed so far l Ratio-ed logic (depletion load, pseudo nmos) l ass transistor logic ombinational vs. Sequential Logic In Logic ircuit In Logic
More informationEE141Microelettronica. CMOS Logic
Microelettronica CMOS Logic CMOS logic Power consumption in CMOS logic gates Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit Currents Short Circuit
More informationSemiconductor Memories
Introduction Classification of Memory Devices "Combinational Logic" Read Write Memories Non Volatile RWM Read Only Memory Random Access Non-Random Access Static RAM FIFO Dynamic RAM LIFO Shift Register
More informationEE141. EE141-Spring 2006 Digital Integrated Circuits. Administrative Stuff. Class Material. Flash Memory. Read-Only Memory Cells MOS OR ROM
EE141-pring 2006 igital Integrated Circuits Lecture 29 Flash memory Administrative tuff reat job on projects and posters! Homework #10 due today Lab reports due this week Friday lab in 353 Final exam May
More informationSEMICONDUCTOR MEMORIES
SEMICONDUCTOR MEMORIES Semiconductor Memory Classification RWM NVRWM ROM Random Access Non-Random Access EPROM E 2 PROM Mask-Programmed Programmable (PROM) SRAM FIFO FLASH DRAM LIFO Shift Register CAM
More informationAnnouncements. EE141- Fall 2002 Lecture 7. MOS Capacitances Inverter Delay Power
- Fall 2002 Lecture 7 MOS Capacitances Inverter Delay Power Announcements Wednesday 12-3pm lab cancelled Lab 4 this week Homework 2 due today at 5pm Homework 3 posted tonight Today s lecture MOS capacitances
More informationMOS SWITCHING CIRCUITS
ontent MOS SWIHING IRUIS nmos Inverter nmos Logic Functions MOS Inverter UNBUFFR MOS LOGI BUFFR MOS LOGI A antoni 010igital Switching 1 MOS Inverters V V V V V R Pull Up Pu Pu Pu Pull own G B Pd Pd Pd
More informationCMOS Digital Integrated Circuits Lec 13 Semiconductor Memories
Lec 13 Semiconductor Memories 1 Semiconductor Memory Types Semiconductor Memories Read/Write (R/W) Memory or Random Access Memory (RAM) Read-Only Memory (ROM) Dynamic RAM (DRAM) Static RAM (SRAM) 1. Mask
More informationEE 466/586 VLSI Design. Partha Pande School of EECS Washington State University
EE 466/586 VLSI Design Partha Pande School of EECS Washington State University pande@eecs.wsu.edu Lecture 8 Power Dissipation in CMOS Gates Power in CMOS gates Dynamic Power Capacitance switching Crowbar
More informationHw 6 and 7 Graded and available Project Phase 2 Graded Project Phase 3 Launch Today
EECS141 1 Hw 8 Posted Last one to be graded Due Friday April 30 Hw 6 and 7 Graded and available Project Phase 2 Graded Project Phase 3 Launch Today EECS141 2 1 6 5 4 3 2 1 0 1.5 2 2.5 3 3.5 4 Frequency
More informationDesign of Analog Integrated Circuits
Design of Analog Integrated Circuits Chapter 11: Introduction to Switched- Capacitor Circuits Textbook Chapter 13 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4
More informationDigital Integrated Circuits A Design Perspective
Designing ombinational Logic ircuits dapted from hapter 6 of Digital Integrated ircuits Design Perspective Jan M. Rabaey et al. opyright 2003 Prentice Hall/Pearson 1 ombinational vs. Sequential Logic In
More information! Charge Leakage/Charge Sharing. " Domino Logic Design Considerations. ! Logic Comparisons. ! Memory. " Classification. " ROM Memories.
ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec 9: March 9, 8 Memory Overview, Memory Core Cells Today! Charge Leakage/ " Domino Logic Design Considerations! Logic Comparisons! Memory " Classification
More informationTopic 4. The CMOS Inverter
Topic 4 The CMOS Inverter Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk Topic 4-1 Noise in Digital Integrated
More informationLong Channel MOS Transistors
Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended to Metal-Oxide-Semiconductor Field-Effect transistors (MOSFET) by considering the following structure:
More informationTopics. Dynamic CMOS Sequential Design Memory and Control. John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut
Topics Dynamic CMOS Sequential Design Memory and Control Dynamic CMOS In static circuits at every point in time (except when switching) the output is connected to either GND or V DD via a low resistance
More informationFig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)
1 Introduction to Transistor-Level Logic Circuits 1 By Prawat Nagvajara At the transistor level of logic circuits, transistors operate as switches with the logic variables controlling the open or closed
More informationESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals
University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals ESE570, Spring 2018 Final Monday, Apr 0 5 Problems with point weightings shown.
More informationWhere Does Power Go in CMOS?
Power Dissipation Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit Currents Short Circuit Path between Supply Rails during Switching Leakage Leaking
More informationDelay and Power Estimation
EEN454 Digital Integrated ircuit Design Delay and Power Estimation EEN 454 Delay Estimation We would like to be able to easily estimate delay Not as accurate as simulation But make it easier to ask What
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 19: March 29, 2018 Memory Overview, Memory Core Cells Today! Charge Leakage/Charge Sharing " Domino Logic Design Considerations! Logic Comparisons!
More informationMOS Transistor Theory
CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS
More informationSemiconductor Memories
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Semiconductor Memories December 20, 2002 Chapter Overview Memory Classification Memory Architectures
More informationPass-Transistor Logic
-all 26 Digital tegrated ircuits nnouncements No new homework this week roject phase one due on Monday Midterm 2 next Thursday Review session on Tuesday Lecture 8 Logic Dynamic Logic EE4 EE4 2 lass Material
More informationDigital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The July 30, 2002 1 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationEE115C Winter 2017 Digital Electronic Circuits. Lecture 6: Power Consumption
EE115C Winter 2017 Digital Electronic Circuits Lecture 6: Power Consumption Four Key Design Metrics for Digital ICs Cost of ICs Reliability Speed Power EE115C Winter 2017 2 Power and Energy Challenges
More informationThe Physical Structure (NMOS)
The Physical Structure (NMOS) Al SiO2 Field Oxide Gate oxide S n+ Polysilicon Gate Al SiO2 SiO2 D n+ L channel P Substrate Field Oxide contact Metal (S) n+ (G) L W n+ (D) Poly 1 Transistor Resistance Two
More informationANALYSIS OF POWER EFFICIENCY FOR FOUR-PHASE POSITIVE CHARGE PUMPS
ANALYSS OF POWER EFFCENCY FOR FOUR-PHASE POSTVE CHARGE PUMPS Chien-pin Hsu and Honchin Lin Department of Electrical Enineerin National Chun-Hsin University, Taichun, Taiwan e-mail:hclin@draon.nchu.edu.tw
More informationDigital Electronics Part II - Circuits
Digital Electronics Part - Circuits Dr.. J. Wassell Gates from Transistors ntroduction Logic circuits are non-linear, consequently we will introduce a graphical technique for analysing such circuits The
More informationMemory Trend. Memory Architectures The Memory Core Periphery
Semiconductor Memories: an Introduction ti Talk Overview Memory Trend Memory Classification Memory Architectures The Memory Core Periphery Reliability Semiconductor Memory Trends (up to the 90 s) Memory
More informationTHE INVERTER. Inverter
THE INVERTER DIGITAL GATES Fundamental Parameters Functionality Reliability, Robustness Area Performance» Speed (delay)» Power Consumption» Energy Noise in Digital Integrated Circuits v(t) V DD i(t) (a)
More informationPiecewise Curvature-Corrected Bandgap Reference in 90 nm CMOS
IJSTE - International Journal of Science Technology & Engineering Volume 1 Issue 2 August 2014 ISSN(online) : 2349-784X Piecewise Curvature-Corrected Bandgap Reference in 90 nm CMOS P R Pournima M.Tech
More informationE40M Capacitors. M. Horowitz, J. Plummer, R. Howe
E40M Capacitors 1 Reading Reader: Chapter 6 Capacitance A & L: 9.1.1, 9.2.1 2 Why Are Capacitors Useful/Important? How do we design circuits that respond to certain frequencies? What determines how fast
More informationThin Film Transistors (TFT)
Thin Film Transistors (TFT) a-si TFT - α-si:h (Hydrogenated amorphous Si) deposited with a PECVD system (low temp. process) replaces the single crystal Si substrate. - Inverted staggered structure with
More informationChapter 5. The Inverter. V1. April 10, 03 V1.1 April 25, 03 V2.1 Nov Inverter
Chapter 5 The Inverter V1. April 10, 03 V1.1 April 25, 03 V2.1 Nov.12 03 Objective of This Chapter Use Inverter to know basic CMOS Circuits Operations Watch for performance Index such as Speed (Delay calculation)
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationLecture 7 Circuit Delay, Area and Power
Lecture 7 Circuit Delay, Area and Power lecture notes from S. Mitra Intro VLSI System course (EE271) Introduction to VLSI Systems 1 Circuits and Delay Introduction to VLSI Systems 2 Power, Delay and Area:
More informationThe K-Input Floating-Gate MOS (FGMOS) Transistor
The K-Input Floating-Gate MOS (FGMOS) Transistor C 1 V D C 2 V D I V D I V S Q C 1 C 2 V S V K Q V K C K Layout V B V K C K Circuit Symbols V S Control Gate Floating Gate Interpoly Oxide Field Oxide Gate
More informationEE155/255 Green Electronics
EE155/255 Green Electronics Power Circuits 10/4/17 Prof. William Dally Computer Systems Laboratory Stanford University HW2 due Monday 10/9 Lab groups have been formed Lab1 signed off this week Lab2 out
More informationAdvanced Current Mirrors and Opamps
Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------
More informationCMOS Transistors, Gates, and Wires
CMOS Transistors, Gates, and Wires Should the hardware abstraction layers make today s lecture irrelevant? pplication R P C W / R W C W / 6.375 Complex Digital Systems Christopher atten February 5, 006
More informationLecture 3: CMOS Transistor Theory
Lecture 3: CMOS Transistor Theory Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V Characteristics Gate and Diffusion Capacitance 2 Introduction So far, we have treated transistors
More informationMOS Transistor I-V Characteristics and Parasitics
ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes
More informationEE241 - Spring 2003 Advanced Digital Integrated Circuits
EE241 - Spring 2003 Advanced Digital Integrated Circuits Lecture 16 Energy-Recovery Circuits SOI Technology and Circuits Optimal EDP Contours 1 Leakage and Switching ELk 2 = ESw Opt L ln d K tech α avg
More informationEE141- Fall 2002 Lecture 27. Memory EE141. Announcements. We finished all the labs No homework this week Projects are due next Tuesday 9am EE141
- Fall 2002 Lecture 27 Memory Announcements We finished all the labs No homework this week Projects are due next Tuesday 9am 1 Today s Lecture Memory:» SRAM» DRAM» Flash Memory 2 Floating-gate transistor
More informationCMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance
CMOS INVERTER Last Lecture Metrics for qualifying digital circuits»cost» Reliability» Speed (delay)»performance 1 Today s lecture The CMOS inverter at a glance An MOS transistor model for manual analysis
More informationVLSI Design I; A. Milenkovic 1
Why Power Matters PE/EE 47, PE 57 VLSI Design I L5: Power and Designing for Low Power Department of Electrical and omputer Engineering University of labama in Huntsville leksandar Milenkovic ( www.ece.uah.edu/~milenka
More informationTransistor Sizing for Radiation Hardening
Transistor Sizing for Radiation Hardening Qug Zhou and Kartik Mohanram Department of Electrical and Computer Engineering Rice University, Houston, TX 775 E-mail: {qug, kmram}@rice.edu Abstract This paper
More informationFirst Order RC and RL Transient Circuits
First Order R and RL Transient ircuits Objectives To introduce the transients phenomena. To analyze step and natural responses of first order R circuits. To analyze step and natural responses of first
More informationConcept Question: Capacitors
oncept Question: apacitors Three identical capacitors are connected to a battery. The battery is then disconnected. A How do the charge on A, B & compare before and after the battery B is removed? BEFOE;
More information! PN Junction. ! MOS Transistor Topology. ! Threshold. ! Operating Regions. " Resistive. " Saturation. " Subthreshold (next class)
ESE370: ircuitlevel Modeling, Design, and Optimization for Digital Systems Lec 7: September 20, 2017 MOS Transistor Operating Regions Part 1 Today! PN Junction! MOS Transistor Topology! Threshold! Operating
More informationChapter 2: Capacitor And Dielectrics
hapter 2: apacitor And Dielectrics In this chapter, we are going to discuss the different ways that a capacitor could be arranged in a circuit and how its capacitance could be increased. Overview apacitor
More informationFlash Memory Cell Compact Modeling Using PSP Model
Flash Memory Cell Compact Modeling Using PSP Model Anthony Maure IM2NP Institute UMR CNRS 6137 (Marseille-France) STMicroelectronics (Rousset-France) Outline Motivation Background PSP-Based Flash cell
More informationLecture 6 Power Zhuo Feng. Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 2010
EE4800 CMOS Digital IC Design & Analysis Lecture 6 Power Zhuo Feng 6.1 Outline Power and Energy Dynamic Power Static Power 6.2 Power and Energy Power is drawn from a voltage source attached to the V DD
More informationElectricity and Magnetism. Capacitance
Electricity and Magnetism apacitance Sources of Electric Potential A potential difference can be created by moving charge from one conductor to another. The potential difference on a capacitor can produce
More information6.3. Transformer isolation
6.3. Transformer isolation Objectives: Isolation of input and output ground connections, to meet safety requirements eduction of transformer size by incorporating high frequency isolation transformer inside
More informationMOSFET and CMOS Gate. Copy Right by Wentai Liu
MOSFET and CMOS Gate CMOS Inverter DC Analysis - Voltage Transfer Curve (VTC) Find (1) (2) (3) (4) (5) (6) V OH min, V V OL min, V V IH min, V V IL min, V OHmax OLmax IHmax ILmax NM L = V ILmax V OL max
More informationDigital Integrated Circuits 2nd Inverter
Digital Integrated Circuits The Inverter The CMOS Inverter V DD Analysis Inverter complex gate Cost V in V out complexity & Area Integrity and robustness C L Static behavior Performance Dynamic response
More informationSpiral 2 7. Capacitance, Delay and Sizing. Mark Redekopp
2-7.1 Spiral 2 7 Capacitance, Delay and Sizing Mark Redekopp 2-7.2 Learning Outcomes I understand the sources of capacitance in CMOS circuits I understand how delay scales with resistance, capacitance
More informationDigital Electronics Part II Electronics, Devices and Circuits
Digital Electronics Part Electronics, Devices and Circuits Dr.. J. Wassell ntroduction n the coming lectures we will consider how logic gates can be built using electronic circuits First, basic concepts
More informationIntroduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline
Introduction to MOS VLSI Design hapter : MOS Transistor Theory copyright@david Harris, 004 Updated by Li hen, 010 Outline Introduction MOS apacitor nmos IV haracteristics pmos IV haracteristics Gate and
More informationSemiconductor Memories
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Semiconductor Memories December 20, 2002 Chapter Overview Memory Classification Memory Architectures
More informationMOS Capacitors ECE 2204
MOS apacitors EE 2204 Some lasses of Field Effect Transistors Metal-Oxide-Semiconductor Field Effect Transistor MOSFET, which will be the type that we will study in this course. Metal-Semiconductor Field
More informationDesign Of Ternary Logic Gates Using CNTFET
International Journal of Research in Computer and Communication Technology, Vol 4, Issue 3, March -2015 ISSN (Online) 2278-5841 ISSN (Print) 2320-5156 Design Of Ternary Logic Gates Using CNTFET Aashish
More informationSemiconductor memories
Semiconductor memories Semiconductor Memories Data in Write Memory cell Read Data out Some design issues : How many cells? Function? Power consuption? Access type? How fast are read/write operations? Semiconductor
More informationESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals
University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals ESE570, Spring 017 Final Wednesday, May 3 4 Problems with point weightings shown.
More informationANALYSIS OF AN INJECTION-LOCKED BISTABLE SEMICONDUCTOR LASER WITH THE FREQUENCY CHIRPING
Progress In Electromagnetics Research C, Vol. 8, 121 133, 2009 ANALYSIS OF AN INJECTION-LOCKED BISTABLE SEMICONDUCTOR LASER WITH THE FREQUENCY CHIRPING M. Aleshams Department of Electrical and Computer
More informationDistributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. DS0026 Dual High-Speed MOS Driver General Description DS0026 is a low cost
More informationStatic CMOS Circuits. Example 1
Static CMOS Circuits Conventional (ratio-less) static CMOS Covered so far Ratio-ed logic (depletion load, pseudo nmos) Pass transistor logic ECE 261 Krish Chakrabarty 1 Example 1 module mux(input s, d0,
More informationLast Lecture. Power Dissipation CMOS Scaling. EECS 141 S02 Lecture 8
EECS 141 S02 Lecture 8 Power Dissipation CMOS Scaling Last Lecture CMOS Inverter loading Switching Performance Evaluation Design optimization Inverter Sizing 1 Today CMOS Inverter power dissipation» Dynamic»
More informationCPE/EE 427, CPE 527 VLSI Design I Pass Transistor Logic. Review: CMOS Circuit Styles
PE/EE 427, PE 527 VLI Design I Pass Transistor Logic Department of Electrical and omputer Engineering University of labama in Huntsville leksandar Milenkovic ( www.ece.uah.edu/~milenka ) Review: MO ircuit
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 14 The CMOS Inverter: dynamic behavior (sizing, inverter
More informationCurrent Mirrors. For the nmos mirror, 2. If transistors are matched, then + =± +
Current Mirrors For the nmos mirror, I V V D1 = β1( GS1 th1) / I V V V D = β( GS th) / = V GS1 GS ± I I V V β + =± + D1 D th1 th 1 β If transistors are matched, then β W L I = I = I 1 D D1 D1 β1 W1 L Thus,
More informationLow Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur
Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Lecture No. # 08 MOS Inverters - III Hello, and welcome to today
More information