MOS SWITCHING CIRCUITS
|
|
- Philip Warren
- 6 years ago
- Views:
Transcription
1 ontent MOS SWIHING IRUIS nmos Inverter nmos Logic Functions MOS Inverter UNBUFFR MOS LOGI BUFFR MOS LOGI A antoni 010igital Switching 1
2 MOS Inverters V V V V V R Pull Up Pu Pu Pu Pull own G B Pd Pd Pd S QP Resistor requires large area and gives R transient responses Input low turns pull down switch offandtheoutputishigh. Input High the output is LOW. he lower transistor is turned ON andtheoutputispulledlow V OH <V -V N H noise margin low issipates power when output Low No power dissipation when output High nmos Good size ompromise between noise margin and speed issipates power when output Low No power dissipation when output High MOS ontrolled pull up and pull down. liminates the compromise between speed and noise margin Has no power dissipation in steady state H and L A antoni 010igital Switching
3 nmos Inverter graphical analysis V Q 1 k N WN µ ε = L t N e ox ox I S V GS = 0 V S Q V O epletion Mode F V I I S I S V = V I I S V I epletion F Load Line V > V GS N V OL V V S nhancement Mode F V S A antoni 010igital Switching 3
4 nmos Inverter mathematical analysis High V OH = V LOW ( ) ( ) ( V ) N VOL = V VN ± V VN kn kn hreshold V N Note that the LOW output voltage VOL depends on the ratio depends on the inverter pull-up ratio W pd L pu k L W n pd m = = = pu kn W L pd pu W pd esign involves a tradeoff between noise margin, switching speed and power dissipation. his is a disadvantage of ratioed logic when compared to MOS logic.helargerthepull-upratiom,thelowervol. Why? L pu A antoni 010igital Switching 4
5 nmos Inverter V V Q 1 i () PU t v () t i () P t v () t Q Rise ime depends on the pull up device Fall ime depends on the pull down device A antoni 010igital Switching 5
6 VN = 1V VN 4 nmos Inverter Aspecificnumericalexamplewiththefollowingparameters;V =5V = V k = 4k = 50 µ A/V, k n hus m = = 4 and V OL = 0.54 kn Low noise margin is? V V = = 0.46V N n OL n ( ) ( ) ( V ) N VOL = V VN ± V VN kn kn Smallest area is obtained by making (minimum feature size is set by L) L = W k = 1 pd pd n hen W pd = W pu is set to the minimum achievable line width for the particular technology of interest, for example to 0. µm for 0. micron technology. Since kn k n = then Lpu = 4 4 Given L min can achieve Lpu = 4Lmin Wpu = Lmin W pu V Q 1 W L pu pu = 1 4 Q Wpd = 1 L pd A antoni 010igital Switching 6
7 nmos Logic Structure used to realise Logic functions in nmos V I 1 IM PULL OWN NWORK Y he pull down network is characterised by a transmission function,, that indicates whether there is a path through the network. he network is as series and parallel combination of enhancement mode Fs. =1 if there is a conduction path between ground and the output.ywillbelow. =0 if there is an open circuit between the output and groundviathepulldownnetwork.ywillbehigh. he input to output function is determined by the transmission function : Y Y = 0 when = 1 Y = = 1 when = 0 A antoni 010igital Switching 7
8 nmos Logic xample V he transmission function for the pull down = ( A B) + + ( F) Y Q Pathexists fromyto0: A Q A IfAandBarebothhighandturnonQ A andq B Q Q OR IfhightoturnonQ B Q B F Q F OR If,andFareallhighandturnonQ A Q B andq F Y = ( A B) + + ( F) A antoni 010igital Switching 8
9 nmos Sizing 1.onsiderworstcaseforV OL (highestvalue). his occurs when only one branch is conducting at a time. If more than one branch conducts, V OL is lower higher noise margin which is not a problem.. For each branch in the pull down network to give the same V OL when it alone is conducting,eachbranchmusthavethesameresistance,r=r ON,intheONstate. V 3.onsiderthecentrebranch,whentheleftandrightbranchesarenot conducting, the circuit reduces to an inverter: A B F Y Minimum area is obtained by making m k n = 4 = kn W pd = W pu for V OL = 0.54 k 1 W n pu k = = = L = 4W 4 4 L n pu pu pu L = W k = 1 pd pd and an acceptable noise margin n A antoni 010igital Switching 9
10 nmos Sizing 4. I for a MOSF is proportional to the ratio Ohmic region incremental resistance R in the is W L 1 R W L A V Y 5. onsider the left hand branch ( transistors in series). For the total resistance to be the same as for the branch, then each transistor musthavearesistanceof R/andthus: W. = L B F 6. he right branch has three transistors in series thus to achieve the same pull down resistance as the branch that has one need: W = 3 L A antoni 010igital Switching 10
11 nmos xample V W = 1 L 4 Z A B R R W = L W L = W =1 L R F W = 3 L W =3 L W =3 L R 3 R 3 R 3 R ot1 R R = + = R Rot = R Rot1 R R R = + + = R A antoni 010igital Switching 11
12 MOS Inverter V I G G i P i N V S S P v o N V I V O V n + n + p + p + p- well n-substrate A antoni 010igital Switching 1
13 N hannel F Ohmic Region: n channel p channel 1 IN = k N VGSN VN VSN V 1 I = k ( V V ) V V ( ) SN P P GSP P SP SP Saturation: n channel p channel k W µ ε I = ( V V ) k = N N e ox N GSN N N LN tox kp WP µ ε IP = ( VGSP VP) kp = L t P h ox ox Since µ h ½ µ e, then k P ½ k n for the same W/L ratio. o achieve the same value of k as an n channel device, ( for the same length channel), a p-channel transistor needs to be twice as big an n- channel transistor. oes not affect noise margin but switching speed. A antoni 010igital Switching 13
14 MOS Inverter onsider initially the case of perfectly matched complementary ideal p and n devicesinthemosinverter& V >V V o N OFF N SAURA P OHMI V V V k k k W L W L n N = P = = N = P = n p p u u e h M A V ' V O = V i G S N SAURA P SAURA N OHMI P SAURA v i i P i N G P N v o P OFF S B V V i A antoni 010igital Switching 14
15 Unbuffered MOS GAS he generic structure for unbuffered MOS logic V Input vector (x, y, z, I) p-net N P n-net N N p-channel transistors Output f n-channel transistors ransmission function P ransmission function N P N = 1 Output = 1 = = 0 ( V ) P N = 0 = 0 not allowed: floating output. P N = 0 Output = 0 = = 1 ( GN) P N = 1 = 1 notallowed,currentfromv toground. omplementary No Steady urrent and Valid Output A antoni 010igital Switching 15
16 Unbuffered MOS GAS he generic structure for unbuffered MOS logic V Input vector (x, y, z, I) p-net N P n-net N N p-channel transistors Output f n-channel transistors ransmission function P ransmission function N herefore to realise the logic function f( x, y, z,..) N = f( x, y, z,..) = P N Since nmos transistors are turned ON by a HIGH input: N = f ( x,.. ) SincepMOStransistorsareturnedONbyaLOWinput: = f ( x,... ) P A antoni 010igital Switching 16
17 Unbuffered MOS GAS x V z y f f( x, y, z) = x + yz ( ) ( ) = f( x, y, z,..) = x+ yz = x yz = x y+ z N x y (,,,..) z P = f x y z = x+ yz Network characteristics: n and p channel always paired A antoni 010igital Switching 17
18 Unbuffered MOS GAS Logic function? Positive logic NOR Gate V A B 4 f 3 1 Is the incremental output resistance a function of the inputs or only a function of the output state? A antoni 010igital Switching 18
19 Unbuffered MOS GAS Logic function? Positive logic NAN Gate V 4 f = A B A 3 B 1 Is the incremental output resistance a function of the inputs or only a function of the output state? A antoni 010igital Switching 19
20 Unbuffered MOS GAS he output resistance changes is a function of the combination of the inputs. Output transient times change as a function of the of the combination of the inputs. he input thresholds for each input is a function of the combination of the other inputs. A antoni 010igital Switching 0
21 Buffered MOS input vector (x, y, z, I) p-net N P n-net N N G G S V G G S S S Is the incremental output resistance a function of the inputs or only a function of the output state? Is there additional propagation delay? A antoni 010igital Switching 1
22 iodes in MOS Structures V I V O V p + n + n + p + p + n Some diodes in MOS structures are created to protect MOS devices from over voltage while others are inherent. A common source of over voltage is lectrostatic ischarge from humans(s). A antoni 010igital Switching
23 iodes in MOS Structures S G 1 3 V 5 G 4 S A antoni 010igital Switching 3
24 MOSF apacitances Operating Region GB GS G OLS OL utoff W L 0 0 W L W L ox eff ox ox riode 0 ox W Leff ox W L eff W L W L ox ox Saturated 0 ( ) ox W L eff 0 ox W L ox W L 3 Source Gate rain OLS GS G OL SB GB B otal gate capacitance = G GS G GB OLS OL A antoni 010igital Switching 4
25 quivalent Load apacitance O A I Gp Bp A I Gn V Line v() t 1 Bn Line O = + + f(, ) Bn Bp Gn Gp V We assume that the capacitances are constant and independent of voltage. Gp he input source is assumed to switch rapidly from 0 to Vcc. he output will thenswitchfromvccto0 v() t 1 i Gn 0 v () o t A antoni 010igital Switching 5
26 i() t i() t ( Gn + Gp) i() t V v () o t v o (0) = V v(0) = 0 1 v ( ) = 0 v( ) = V o ( Gn Gp) 1 ( () ()) 1 o i() t dt = + dt ( Gn Gp) i() t = ( () ()) d v t v t d v t v t ( Gn Gp) ( 1( ) o( )) ( 1(0) o(0) ) Q = + v v v v v 1 () t = ( + ) ( ) = ( + ) 1 Q V V V dt dt Gn Gp Gn Gp We define an equivalent capacitor, eq, at the output node which involves the same total charge transfer for same voltage change. o Similar to Miller ffect for a gain =1 ( ) Q Q = = = + eq Gn Gp vo V ( ) = + + f(, ) = O Bn Bp Gn Gp Bn Bp Gn Gp A antoni 010igital Switching 6
27 MOS Switching he channel is induced almost instantaneously and current flow is then by drift transport of majority carriers in an electric field, similar to current in a resistor. Since there are no minority carriers involved there are no chargestorageeffectsasinabj. Withfast switchinginput, the MOS device is modelled as an instantaneously switched voltage-controlled device. he larger the load the more accurate the approximation (Why?). he ideal voltage drive is also critical to this approximation. o urrent flows during switching. A antoni 010igital Switching 7
28 MOS Switching G S V V V V, 0pt τ o 1 V 0V t = 0 v i i P i N G S P N I O v o he n channel F is in the saturated region and the p channel is OFF V p V V, τ < t o 1 he n channel F is in theohmicregionandthep channel is OFF. A antoni 010igital Switching 8
29 MOS Switching V i V t V N Saturated V V N Ohmic I t=0 V V V o τ 1 I V V pv V o I 1 ( ) = k V V I = k ( V V ) V 1 V o o A antoni 010igital Switching 9
30 MOS Switching V V V V, 0pt τ o 1 t=0 I = 1 k V V ( ) I V o dv dt o = I [ τ ] I ( t τ ) = V () t V ( ) 0 o o o ( t τ ) = o [ o() o( τo) ] ( ) V t V k V V t = τ = 1 and τo 0 V 1 τ = ( ) k V V A antoni 010igital Switching 30
31 I V V pv V o MOS Switching V pv V, τ < t o 1 I = k ( V V ) V 1 V o o dv 1 I = = k ( V V ) V V dt o o o ( t τ ) = 1 Vo( t) V o ( τ ) 1 1 k ( V V) V V dv ( V V ) 1 Vo() t ( t τ1) = ln k( V ) V ( V V ) 1 Vo( τ1) A antoni 010igital Switching 31
32 10-90% Fall ime V V V 1 V 10 9 V 10 t τ τ = ( τ τ ) + ( τ τ ) kv kv 3.7 kv τ o τ 1 τ hecalculationoftheriseimefollowsthesamelines - different k. If k is the same for both p and n channel devices then theriseandfalltransientsarethesame. A antoni 010igital Switching 3
33 Buffered MOS V input vector (x, y, z, ) p-net N P f ( x% ) G S G S n-net N N G G S S lose to symmetric output drive capacity for high and low onsistent switching times for l->h and H->L Low variation in input "threshold" to the state of other inputs A antoni 010igital Switching 33
34 Power issipation Shoot-hrough urrents between supply rails during switching. ynamic Power onsumption harging and ischarging apacitors Leakage currents through diodes and transistors A antoni 010igital Switching 34
35 Power issipation V o V o N OFF A N SAURA P OHMI ' N SAURA P SAURA N OHMI P SAURA P OFF V I V V ( V V ) A antoni 010igital Switching 35
36 Power issipation V V V I V I PK tr = 1 f tf IPK tsw PAV SW = V IAV SW = V f = VIPKtswf t = t = t SW r f A antoni 010igital Switching 36
37 Power issipation ynamic Power onsumption harging and ischarging apacitors P = V L f Leaking currents through diodes and transistors P = V I S otal Power P = V I t f + V f + V I PK sw L P P V f V I = ( P + L) + is determined by fitting the above equation to measured data "power dissipation capacitance A antoni 010igital Switching 37
Review of Band Energy Diagrams MIS & MOS Capacitor MOS TRANSISTORS MOSFET Capacitances MOSFET Static Model
Content- MOS Devices and Switching Circuits Review of Band Energy Diagrams MIS & MOS Capacitor MOS TRANSISTORS MOSFET Capacitances MOSFET Static Model A Cantoni 2009-2013 Digital Switching 1 Content- MOS
More informationMOS Transistor Theory
CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS
More informationTHE INVERTER. Inverter
THE INVERTER DIGITAL GATES Fundamental Parameters Functionality Reliability, Robustness Area Performance» Speed (delay)» Power Consumption» Energy Noise in Digital Integrated Circuits v(t) V DD i(t) (a)
More informationDigital Integrated Circuits A Design Perspective
igital Integrated Circuits esign Perspective esigning Combinational Logic Circuits 1 Combinational vs. Sequential Logic In Combinational Logic Circuit Out In Combinational Logic Circuit Out State Combinational
More informationThe Physical Structure (NMOS)
The Physical Structure (NMOS) Al SiO2 Field Oxide Gate oxide S n+ Polysilicon Gate Al SiO2 SiO2 D n+ L channel P Substrate Field Oxide contact Metal (S) n+ (G) L W n+ (D) Poly 1 Transistor Resistance Two
More informationCPE/EE 427, CPE 527 VLSI Design I L06: CMOS Inverter, CMOS Logic Gates. Course Administration. CMOS Inverter: A First Look
CPE/EE 47, CPE 57 VLSI esign I L6: CMOS Inverter, CMOS Logic Gates epartment of Electrical and Computer Engineering University of labama in Huntsville leksandar Milenkovic ( www.ece.uah.edu/~milenka )
More informationCheck course home page periodically for announcements. Homework 2 is due TODAY by 5pm In 240 Cory
EE141 Fall 005 Lecture 6 MOS Capacitances, Propagation elay Important! Check course home page periodically for announcements Homework is due TOAY by 5pm In 40 Cory Homework 3 will be posted TOAY ue Thursday
More informationCMPEN 411 VLSI Digital Circuits. Lecture 04: CMOS Inverter (static view)
CMPEN 411 VLSI Digital Circuits Lecture 04: CMOS Inverter (static view) Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN
More informationCMOS Inverter: CPE/EE 427, CPE 527 VLSI Design I L06: CMOS Inverter, CMOS Logic Gates. Course Administration. CMOS Properties.
CMOS Inverter: Steady State Response CPE/EE 47, CPE 57 VLSI esign I L6: CMOS Inverter, CMOS Logic Gates R p V OL = V OH = V M = f(r n, R p ) epartment of Electrical and Computer Engineering University
More informationLecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Restore Output. Pass Transistor Logic. How compare.
ESE 570: igital Integrated ircuits and VLSI undamentals Lec 16: March 19, 2019 Euler Paths and Energy asics & Optimization Lecture Outline! Pass Transistor Logic! Logic omparison! Transmission Gates! Euler
More informationCHAPTER 15 CMOS DIGITAL LOGIC CIRCUITS
CHAPTER 5 CMOS DIGITAL LOGIC CIRCUITS Chapter Outline 5. CMOS Logic Gate Circuits 5. Digital Logic Inverters 5.3 The CMOS Inverter 5.4 Dynamic Operation of the CMOS Inverter 5.5 Transistor Sizing 5.6 Power
More informationThe CMOS Inverter: A First Glance
The CMOS Inverter: A First Glance V DD S D V in V out C L D S CMOS Inverter N Well V DD V DD PMOS 2λ PMOS Contacts In Out In Out Metal 1 NMOS Polysilicon NMOS GND CMOS Inverter: Steady State Response V
More informationLecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS
Lecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS Outline NMOS inverter with resistor pull-up The inverter NMOS inverter with current-source pull-up Complementary MOS (CMOS) inverter Static analysis
More informationDigital Microelectronic Circuits ( )
Digital Microelectronic ircuits (361-1-3021 ) Presented by: Dr. Alex Fish Lecture 5: Parasitic apacitance and Driving a Load 1 Motivation Thus far, we have learned how to model our essential building block,
More informationIntroduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline
Introduction to MOS VLSI Design hapter : MOS Transistor Theory copyright@david Harris, 004 Updated by Li hen, 010 Outline Introduction MOS apacitor nmos IV haracteristics pmos IV haracteristics Gate and
More informationStatic CMOS Circuits
Static MOS ircuits l onventional (ratio-less) static MOS» overed so far l Ratio-ed logic (depletion load, pseudo nmos) l ass transistor logic ombinational vs. Sequential Logic In Logic ircuit In Logic
More informationChapter 3-7. An Exercise. Problem 1. Digital IC-Design. Problem. Problem. 1, draw the static transistor schematic for the function Q = (A+BC)D
igital I-esign Problem Parameters rom a.35 um process hapter 3-7 n Exercise, draw the static transistor schematic or the unction (+), ind the corresponding domino gate using a PN net 3, ind the Euler path
More informationECE 342 Solid State Devices & Circuits 4. CMOS
ECE 34 Solid State Devices & Circuits 4. CMOS Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 34 Jose Schutt Aine 1 Digital Circuits V IH : Input
More informationLecture 5: DC & Transient Response
Lecture 5: DC & Transient Response Outline q Pass Transistors q DC Response q Logic Levels and Noise Margins q Transient Response q RC Delay Models q Delay Estimation 2 Activity 1) If the width of a transistor
More informationProperties of CMOS Gates Snapshot
MOS logic 1 Properties of MOS Gates Snapshot High noise margins: V OH and V OL are at V DD and GND, respectively. No static power consumption: There never exists a direct path between V DD and V SS (GND)
More informationECE 438: Digital Integrated Circuits Assignment #4 Solution The Inverter
ECE 438: Digital Integrated Circuits Assignment #4 The Inverter Text: Chapter 5, Digital Integrated Circuits 2 nd Ed, Rabaey 1) Consider the CMOS inverter circuit in Figure P1 with the following parameters.
More informationBased on slides/material by. Topic 3-4. Combinational Logic. Outline. The CMOS Inverter: A First Glance
ased on slides/material by Topic 3 J. Rabaey http://bwrc.eecs.berkeley.edu/lasses/icook/instructors.html Digital Integrated ircuits: Design Perspective, Prentice Hall D. Harris http://www.cmosvlsi.com/coursematerials.html
More informationCMOS Digital Integrated Circuits Lec 10 Combinational CMOS Logic Circuits
Lec 10 Combinational CMOS Logic Circuits 1 Combinational vs. Sequential Logic In Combinational Logic circuit Out In Combinational Logic circuit Out State Combinational The output is determined only by
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The evices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationFig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)
1 Introduction to Transistor-Level Logic Circuits 1 By Prawat Nagvajara At the transistor level of logic circuits, transistors operate as switches with the logic variables controlling the open or closed
More informationCMOS Logic Gates. University of Connecticut 181
CMOS Logic Gates University of Connecticut 181 Basic CMOS Inverter Operation V IN P O N O p-channel enhancementtype MOSFET; V T < 0 n-channel enhancementtype MOSFET; V T > 0 If V IN 0, N O is cut off and
More informationEEE 421 VLSI Circuits
EEE 421 CMOS Properties Full rail-to-rail swing high noise margins» Logic levels not dependent upon the relative device sizes transistors can be minimum size ratioless Always a path to V dd or GND in steady
More informationTopic 4. The CMOS Inverter
Topic 4 The CMOS Inverter Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk Topic 4-1 Noise in Digital Integrated
More informationMOS Transistor Theory
MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors
More informationUniversity of Pennsylvania Department of Electrical Engineering. ESE 570 Midterm Exam March 14, 2013 FORMULAS AND DATA
University of Pennsylvania Department of Electrical Engineering ESE 570 Midterm Exam March 4, 03 FORMULAS AND DATA. PHYSICAL CONSTANTS: n i = intrinsic concentration undoped) silicon =.45 x 0 0 cm -3 @
More informationECE321 Electronics I
EE31 Electronics I Lecture 8: MOSET Threshold Voltage and Parasitic apacitances Payman Zarkesh-Ha Office: EE Bldg. 3B Office hours: Tuesday :-3:PM or by appointment E-mail: payman@ece.unm.edu Slide: 1
More informationDigital Integrated Circuits A Design Perspective
Designing ombinational Logic ircuits dapted from hapter 6 of Digital Integrated ircuits Design Perspective Jan M. Rabaey et al. opyright 2003 Prentice Hall/Pearson 1 ombinational vs. Sequential Logic In
More informationECE 546 Lecture 10 MOS Transistors
ECE 546 Lecture 10 MOS Transistors Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu NMOS Transistor NMOS Transistor N-Channel MOSFET Built on p-type
More informationDC & Transient Responses
ECEN454 Digital Integrated Circuit Design DC & Transient Responses ECEN 454 DC Response DC Response: vs. for a gate Ex: Inverter When = -> = When = -> = In between, depends on transistor size and current
More information4.10 The CMOS Digital Logic Inverter
11/11/2004 section 4_10 The CMOS Digital Inverter blank.doc 1/1 4.10 The CMOS Digital Logic Inverter Reading Assignment: pp. 336346 Complementary MOSFET (CMOS) is the predominant technology for constructing
More informationDC and Transient Responses (i.e. delay) (some comments on power too!)
DC and Transient Responses (i.e. delay) (some comments on power too!) Michael Niemier (Some slides based on lecture notes by David Harris) 1 Lecture 02 - CMOS Transistor Theory & the Effects of Scaling
More informationCMOS Logic Gates. University of Connecticut 172
CMOS Logic Gates University of Connecticut 172 Basic CMOS Inverter Operation V IN P O N O p-channel enhancementtype MOSFET; V T < 0 n-channel enhancementtype MOSFET; V T > 0 If V IN 0, N O is cut off and
More informationENGR890 Digital VLSI Design Fall Lecture 4: CMOS Inverter (static view)
ENGR89 Digital VLSI Design Fall 5 Lecture 4: CMOS Inverter (static view) [Adapted from Chapter 5 of Digital Integrated Circuits, 3, J. Rabaey et al.] [Also borrowed from Vijay Narayanan and Mary Jane Irwin]
More informationDC and Transient. Courtesy of Dr. Daehyun Dr. Dr. Shmuel and Dr.
DC and Transient Courtesy of Dr. Daehyun Lim@WSU, Dr. Harris@HMC, Dr. Shmuel Wimer@BIU and Dr. Choi@PSU http://csce.uark.edu +1 (479) 575-604 yrpeng@uark.edu Pass Transistors We have assumed source is
More informationLecture 6: DC & Transient Response
Lecture 6: DC & Transient Response Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline Pass Transistors DC Response Logic Levels and Noise Margins
More informationMotivation for Lecture. For digital design we use CMOS transistors. Gate Source. CMOS symboler. MOS transistor. Depletion. A channel is created
Motivation for Lecture igital Integrated ircuits iktor Öwall o see how standard gates are implemented with transistors? How does technology affect the performance, e.g. speed and power consumption? What
More information9/18/2008 GMU, ECE 680 Physical VLSI Design
ECE680: Physical VLSI Design Chapter III CMOS Device, Inverter, Combinational circuit Logic and Layout Part 3 Combinational Logic Gates (textbook chapter 6) 9/18/2008 GMU, ECE 680 Physical VLSI Design
More informationCMOS Inverter (static view)
Review: Design Abstraction Levels SYSTEM CMOS Inverter (static view) + MODULE GATE [Adapted from Chapter 5. 5.3 CIRCUIT of G DEVICE Rabaey s Digital Integrated Circuits,, J. Rabaey et al.] S D Review:
More informationMOS Transistor. EE141-Fall 2007 Digital Integrated Circuits. Review: What is a Transistor? Announcements. Class Material
EE-Fall 7 igital Integrated Circuits MO Transistor Lecture MO Transistor Model Announcements Review: hat is a Transistor? Lab this week! Lab next week Homework # is due Thurs. Homework # due next Thurs.
More informationDynamic operation 20
Dynamic operation 20 A simple model for the propagation delay Symmetric inverter (rise and fall delays are identical) otal capacitance is linear t p Minimum length devices R W C L t = 0.69R C = p W L 0.69
More informationMOS Inverters. Digital Electronics - INEL Prof. Manuel Jiménez. With contributions by: Rafael A. Arce Nazario
MOS Inverters igital Electronics - INE 407 Prof. Manuel Jiménez With contributions by: Rafael A. Arce Nazario Objectives: Introduce MOS Inverter Styles Resistor oad Enhancement oad Saturated / ear epletion
More informationLecture 5: DC & Transient Response
Lecture 5: DC & Transient Response Outline Pass Transistors DC Response Logic Levels and Noise Margins Transient Response RC Delay Models Delay Estimation 2 Pass Transistors We have assumed source is grounded
More informationCARNEGIE MELLON UNIVERSITY DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING DIGITAL INTEGRATED CIRCUITS FALL 2002
CARNEGIE MELLON UNIVERSITY DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING 18-322 DIGITAL INTEGRATED CIRCUITS FALL 2002 Final Examination, Monday Dec. 16, 2002 NAME: SECTION: Time: 180 minutes Closed
More informationECE321 Electronics I
ECE31 Electronics Lecture 1: CMOS nverter: Noise Margin & Delay Model Payman Zarkesh-Ha Office: ECE Bldg. 30B Office hours: Tuesday :00-3:00PM or by appointment E-mail: payman@ece.unm.edu Slide: 1 CMOS
More informationEE5311- Digital IC Design
EE5311- Digital IC Design Module 3 - The Inverter Janakiraman V Assistant Professor Department of Electrical Engineering Indian Institute of Technology Madras Chennai September 6, 2017 Janakiraman, IITM
More information2007 Fall: Electronic Circuits 2 CHAPTER 10. Deog-Kyoon Jeong School of Electrical Engineering
007 Fall: Electronic Circuits CHAPTER 10 Digital CMOS Logic Circuits Deog-Kyoon Jeong dkjeong@snu.ac.kr k School of Electrical Engineering Seoul lnational luniversity it Introduction In this chapter, we
More informationVLSI Design I; A. Milenkovic 1
ourse dministration PE/EE 47, PE 57 VLI esign I L6: tatic MO Logic epartment of Electrical and omputer Engineering University of labama in Huntsville leksandar Milenkovic ( www. ece.uah.edu/~milenka )
More informationand V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )
ECE 4420 Spring 2005 Page 1 FINAL EXAMINATION NAME SCORE /100 Problem 1O 2 3 4 5 6 7 Sum Points INSTRUCTIONS: This exam is closed book. You are permitted four sheets of notes (three of which are your sheets
More informationVLSI Design I; A. Milenkovic 1
PE/EE 47, PE 57 VLI esign I L6: tatic MO Logic epartment of Electrical and omputer Engineering University of labama in Huntsville leksandar Milenkovic ( www. ece.uah.edu/~milenka ) www. ece.uah.edu/~milenka/cpe57-3f
More informationChapter 5. The Inverter. V1. April 10, 03 V1.1 April 25, 03 V2.1 Nov Inverter
Chapter 5 The Inverter V1. April 10, 03 V1.1 April 25, 03 V2.1 Nov.12 03 Objective of This Chapter Use Inverter to know basic CMOS Circuits Operations Watch for performance Index such as Speed (Delay calculation)
More informationImportant! EE141- Fall 2002 Lecture 5. CMOS Inverter MOS Transistor Model
- Fall 00 Lecture 5 CMO Inverter MO Transistor Model Important! Lab 3 this week You must show up in one of the lab sessions this week If you don t show up you will be dropped from the class» Unless you
More informationTopics to be Covered. capacitance inductance transmission lines
Topics to be Covered Circuit Elements Switching Characteristics Power Dissipation Conductor Sizes Charge Sharing Design Margins Yield resistance capacitance inductance transmission lines Resistance of
More informationDigital Microelectronic Circuits ( ) The CMOS Inverter. Lecture 4: Presented by: Adam Teman
Digital Microelectronic Circuits (361-1-301 ) Presented by: Adam Teman Lecture 4: The CMOS Inverter 1 Last Lectures Moore s Law Terminology» Static Properties» Dynamic Properties» Power The MOSFET Transistor»
More informationDigital Microelectronic Circuits ( ) Ratioed Logic. Lecture 8: Presented by: Mr. Adam Teman
Digital Microelectronic ircuits (361-1-3021 ) Presented by: Mr. Adam Teman Lecture 8: atioed Logic 1 Motivation In the previous lecture, we learned about Standard MOS Digital Logic design. MOS is unquestionably
More informationEE40 Lec 20. MOS Circuits
EE40 Lec 20 MOS Circuits eading: Chap. 12 of Hambley Supplement reading on MOS Circuits http://www.inst.eecs.berkeley.edu/~ee40/fa09/handouts/ee40_mos_circuit.pdf Slide 1 Bias circuits OUTLINE Smallsignal
More informationLecture 4: DC & Transient Response
Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response David Harris Harvey Mudd College Spring 004 Outline DC Response Logic Levels and Noise Margins Transient Response Delay Estimation Slide
More informationMOSFET and CMOS Gate. Copy Right by Wentai Liu
MOSFET and CMOS Gate CMOS Inverter DC Analysis - Voltage Transfer Curve (VTC) Find (1) (2) (3) (4) (5) (6) V OH min, V V OL min, V V IH min, V V IL min, V OHmax OLmax IHmax ILmax NM L = V ILmax V OL max
More informationLecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: 1st Order RC Delay Models. Review: Two-Input NOR Gate (NOR2)
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 14: March 1, 2016 Combination Logic: Ratioed and Pass Logic Lecture Outline! CMOS Gates Review " CMOS Worst Case Analysis! Ratioed Logic Gates!
More informationECE 342 Electronic Circuits. 3. MOS Transistors
ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More informationEE141Microelettronica. CMOS Logic
Microelettronica CMOS Logic CMOS logic Power consumption in CMOS logic gates Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit Currents Short Circuit
More informationEECS 141: FALL 05 MIDTERM 1
University of California College of Engineering Department of Electrical Engineering and Computer Sciences D. Markovic TuTh 11-1:3 Thursday, October 6, 6:3-8:pm EECS 141: FALL 5 MIDTERM 1 NAME Last SOLUTION
More informationLecture 12 Circuits numériques (II)
Lecture 12 Circuits numériques (II) Circuits inverseurs MOS Outline NMOS inverter with resistor pull-up The inverter NMOS inverter with current-source pull-up Complementary MOS (CMOS) inverter Static analysis
More informationStatic CMOS Circuits. Example 1
Static CMOS Circuits Conventional (ratio-less) static CMOS Covered so far Ratio-ed logic (depletion load, pseudo nmos) Pass transistor logic ECE 261 Krish Chakrabarty 1 Example 1 module mux(input s, d0,
More informationDigital Integrated Circuits A Design Perspective
Digital Integrated Circuits Design Perspective Jan M. Rabaey nantha Chandrakasan orivoje Nikolić Designing Combinational Logic Circuits November 2002. 1 Combinational vs. Sequential Logic In Combinational
More informationII III IV V VI B C N. Al Si P S. Zn Ga Ge As Se Cd In Sn Sb Te. Silicon (Si) the dominating material in IC manufacturing
II III IV V VI B N Al Si P S Zn Ga Ge As Se d In Sn Sb Te Silicon (Si) the dominating material in I manufacturing ompound semiconductors III - V group: GaAs GaN GaSb GaP InAs InP InSb... The Energy Band
More informationEE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region
EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel
More informationCMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance
CMOS INVERTER Last Lecture Metrics for qualifying digital circuits»cost» Reliability» Speed (delay)»performance 1 Today s lecture The CMOS inverter at a glance An MOS transistor model for manual analysis
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 10 MOSFET part 1 guntzel@inf.ufsc.br ual-well Trench-Isolated
More informationCPE/EE 427, CPE 527 VLSI Design I L07: CMOS Logic Gates, Pass Transistor Logic. Review: CMOS Circuit Styles
PE/EE 427, PE 527 VLI esign I L07: MO Logic Gates, Pass Transistor Logic epartment of Electrical and omputer Engineering University of labama in Huntsville leksandar Milenkovic ( www.ece.uah.edu/~milenka
More informationPractice 7: CMOS Capacitance
Practice 7: CMOS Capacitance Digital Electronic Circuits Semester A 2012 MOSFET Capacitances MOSFET Capacitance Components 3 Gate to Channel Capacitance In general, the gate capacitance is similar to a
More informationCMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 07: Pass Transistor Logic
CMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 07: Pass Transistor Logic [dapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey,. Chandrakasan,. Nikolic] Sp11 CMPEN 411
More informationAnnouncements. EE141- Fall 2002 Lecture 7. MOS Capacitances Inverter Delay Power
- Fall 2002 Lecture 7 MOS Capacitances Inverter Delay Power Announcements Wednesday 12-3pm lab cancelled Lab 4 this week Homework 2 due today at 5pm Homework 3 posted tonight Today s lecture MOS capacitances
More informationDigital Electronics Part II - Circuits
Digital Electronics Part - Circuits Dr.. J. Wassell Gates from Transistors ntroduction Logic circuits are non-linear, consequently we will introduce a graphical technique for analysing such circuits The
More informationMidterm. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. Pass Transistor Logic. Restore Output.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 16: March 21, 2017 Transmission Gates, Euler Paths, Energy Basics Review Midterm! Midterm " Mean: 79.5 " Standard Dev: 14.5 2 Lecture Outline!
More informationEE 466/586 VLSI Design. Partha Pande School of EECS Washington State University
EE 466/586 VLSI Design Partha Pande School of EECS Washington State University pande@eecs.wsu.edu Lecture 9 Propagation delay Power and delay Tradeoffs Follow board notes Propagation Delay Switching Time
More informationMiscellaneous Lecture topics. Mary Jane Irwin [Adapted from Rabaey s Digital Integrated Circuits, 2002, J. Rabaey et al.]
Miscellaneous Lecture topics Mary Jane Irwin [dapted from Rabaey s Digital Integrated Circuits, 2002, J. Rabaey et al.] MOS Switches MOS transistors can be viewed as simple switches. In an N-Switch, the
More information5. CMOS Gate Characteristics CS755
5. CMOS Gate Characteristics Last module: CMOS Transistor theory This module: DC Response Logic Levels and Noise Margins Transient Response Delay Estimation Transistor ehavior 1) If the width of a transistor
More informationEE5780 Advanced VLSI CAD
EE5780 Advanced VLSI CAD Lecture 4 DC and Transient Responses, Circuit Delays Zhuo Feng 4.1 Outline Pass Transistors DC Response Logic Levels and Noise Margins Transient Response RC Delay Models Delay
More informationLecture 23. CMOS Logic Gates and Digital VLSI I
ecture 3 CMOS ogic Gates and Digital SI I In this lecture you will learn: Digital ogic The CMOS Inverter Charge and Discharge Dynamics Power Dissipation Digital evels and Noise NFET Inverter Cut-off Saturation
More informationLecture 4: CMOS review & Dynamic Logic
Lecture 4: CMOS review & Dynamic Logic Reading: ch5, ch6 Overview CMOS basics Power and energy in CMOS Dynamic logic 1 CMOS Properties Full rail-to-rail swing high noise margins Logic levels not dependent
More informationEE 330 Lecture 6. Improved Switch-Level Model Propagation Delay Stick Diagrams Technology Files
EE 330 Lecture 6 Improved witch-level Model Propagation elay tick iagrams Technology Files Review from Last Time MO Transistor Qualitative iscussion of n-channel Operation Bulk ource Gate rain rain G Gate
More informationFIELD-EFFECT TRANSISTORS
FIEL-EFFECT TRANSISTORS 1 Semiconductor review 2 The MOS capacitor 2 The enhancement-type N-MOS transistor 3 I-V characteristics of enhancement MOSFETS 4 The output characteristic of the MOSFET in saturation
More informationEE5311- Digital IC Design
EE5311- Digital IC Design Module 3 - The Inverter Janakiraman V Assistant Professor Department of Electrical Engineering Indian Institute of Technology Madras Chennai September 3, 2018 Janakiraman, IITM
More information! Energy Optimization. ! Design Space Exploration. " Example. ! P tot P static + P dyn + P sc. ! Steady-State: V in =V dd. " PMOS: subthreshold
ESE 570: igital Integrated ircuits and VLSI undamentals Lec 17: March 26, 2019 Energy Optimization & esign Space Exploration Lecture Outline! Energy Optimization! esign Space Exploration " Example 3 Energy
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 15: March 15, 2018 Euler Paths, Energy Basics and Optimization Midterm! Midterm " Mean: 89.7 " Standard Dev: 8.12 2 Lecture Outline! Euler
More informationECEN474/704: (Analog) VLSI Circuit Design Spring 2018
ECEN474/704: (Analog) SI Circuit Design Spring 2018 ecture 2: MOS ransistor Modeling Sam Palermo Analog & Mixed-Signal Center exas A&M University Announcements If you haven t already, turn in your 0.18um
More informationCOMBINATIONAL LOGIC. Combinational Logic
COMINTIONL LOGIC Overview Static CMOS Conventional Static CMOS Logic Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic CMOS Logic Domino np-cmos Combinational vs. Sequential Logic In Logic
More informationCMOS Transistors, Gates, and Wires
CMOS Transistors, Gates, and Wires Should the hardware abstraction layers make today s lecture irrelevant? pplication R P C W / R W C W / 6.375 Complex Digital Systems Christopher atten February 5, 006
More informationDelay and Power Estimation
EEN454 Digital Integrated ircuit Design Delay and Power Estimation EEN 454 Delay Estimation We would like to be able to easily estimate delay Not as accurate as simulation But make it easier to ask What
More informationEEC 118 Lecture #6: CMOS Logic. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 118 Lecture #6: CMOS Logic Rajeevan mirtharajah University of California, Davis Jeff Parkhurst Intel Corporation nnouncements Quiz 1 today! Lab 2 reports due this week Lab 3 this week HW 3 due this
More informationMOS Transistor I-V Characteristics and Parasitics
ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes
More informationCPE/EE 427, CPE 527 VLSI Design I Pass Transistor Logic. Review: CMOS Circuit Styles
PE/EE 427, PE 527 VLI Design I Pass Transistor Logic Department of Electrical and omputer Engineering University of labama in Huntsville leksandar Milenkovic ( www.ece.uah.edu/~milenka ) Review: MO ircuit
More informationCMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators
IsLab Analog Integrated ircuit Design OMP-21 MOS omparators כ Kyungpook National University IsLab Analog Integrated ircuit Design OMP-1 omparators A comparator is used to detect whether a signal is greater
More informationENEE 359a Digital VLSI Design
SLIDE 1 ENEE 359a Digital VLSI Design Prof. blj@eng.umd.edu Credit where credit is due: Slides contain original artwork ( Jacob 2004) as well as material taken liberally from Irwin & Vijay s CSE477 slides
More information5.0 CMOS Inverter. W.Kucewicz VLSICirciuit Design 1
5.0 CMOS Inverter W.Kucewicz VLSICirciuit Design 1 Properties Switching Threshold Dynamic Behaviour Capacitance Propagation Delay nmos/pmos Ratio Power Consumption Contents W.Kucewicz VLSICirciuit Design
More information