Slide Set Data Converters. Digital Enhancement Techniques
|
|
- Allyson Blair
- 5 years ago
- Views:
Transcription
1 0 Slide Set Data Converters Digital Enhancement Techniques
2 Introduction Summary Error Measurement Trimming of Elements Foreground Calibration Background Calibration Dynamic Matching Decimation and Interpolation
3 2 Introduction The rapid advancement of digital technology motivates an increasing use of digital techniques that improve the ADC or the DAC design by the correction or calibration of static and possibly dynamic limitations. The methods studied in this chapter can be classified into the following categories: Trimming of elements. Foreground calibration. Background calibration. Dynamic matching.
4 3 Error Measurement The basis of digital assistance methods is in the measurement of errors. F s A Error C C 2 C 3 LOGIC F s F e F e F s F s F e DAC V ref V ref Mesure of the mismatch between capacitors with extra DAC.
5 4 V A = V B C 2 C C + C 2 + C 3 () V A = V B(C 2 C ) + (V DAC + ɛ Q )C 3 C + C 2 + C 3 (2) (C 2 C ) max = V ref V B C 3 ; C mism = V B C 3. (3)
6 5 Off-line error mismatch of current sources. I ref V DD F R C _ V th Start LOGIC Error V AG + Stop COUNT I out, I out,2 F m, F, F,2 F m,i F i, F i,2 F m,n F N, F N,2 DI I u, I u,i I u,n Use of one extra current source and periodic error measurement of one element. T stop = k meas T ck = CV th I + δi u,i ; δi u,i = I ref I u,i (4)
7 6 Trimming of Elements Adjust a component value by discrete steps using fuses or anti-fuses that permanently open or close connections. MOS switches state is stored in a memory. Array of small elements, possibly binary weighted, connected in series or in parallel for connecting or disconnecting them according to a suitable control algorithm. Trimming suitably adapted to the design target and the algorithm used. The capacitor mismatch on a pipeline converter is critical in the first few stages. Some errors are acceptable other are not acceptable focus on the critical error.
8 7 V res = V N in C U,i V N Ref C U,ib i (5) C U,f ] ] N N V res = V in [N + ɛ i V DAC [k + ɛ i b i (6) F S C U, F R C U,f V IN F S C U, F R C U,f V IN F R F R F R F R V Ref F R, FR, F S F S F S V Ref F R, FR, F S F S F S F S C U,2 F R - + V RES F S C U,N F R - + V RES F R,2 FR, F S 2 F R,N F R, N F S F S C U,N F R F R C T F R F R,N F R, F S F S F S N (a) (b)
9 8 Trimming and measure of Offset - + S V os V os DAC UP/DOWN COUNTER DAC UP/DOWN COUNTER (a) (b) The measured offset is then used for a digital correction of results.
10 9 Foreground Calibration Trimming of elements or the mismatch measurement by a dedicated calibration cycle. Normally performed at power-on or during periods of inactivity of the converter. V in ADC ADDER OUT Calibration Signal DIGITAL LOGIC Memory Y out = Y C2 n c ( + ɛ k) + Y F ( + ɛ k ) Processing required to correct the interstage gain in a two-step converter. (7)
11 0 Foreground calibrated DAC IN ADDER Calibration Signal DAC V out Memory DIGITAL LOGIC ADC The ADC can be slow but must be precise.
12 Background Calibration Use of redundancy (one extra ADC or part of ADC) V in A N A L O G S E L E C T O R ADC ADC ADC ADC ADC D I G I T A L I N T E R F A C E ADDER OUT DAC Logic Memory
13 2 Background Calibration Use of two converters one fast and one slow. f s V in n-bit S/H ADC f s Addition OUT M ADC2 (n+p)-bit f s /M DIGITAL LOGIC Memory The slow converter determines the accuracy (it may provides more bit to have a more accurate correction of the INL)
14 3 Skip and fill method: replaces one out of a given number of input (p) samples with a test signal. The missing conversion is recovered by digital interpolation, for example, using an FIR filter. p=8 k k+... k+4... k+8... k+2... k+6 t The error power in the recovery process must be lower than the LSB ɛ 2 sk < p 2 2 2n; (8)
15 4 This method obtains the necessary room for background calibration by using a conversion rate higher than the sampling rate. The lower sampling frequency accommodates for n + conversions in n sampling periods, thus making the converter available one extra slot every n +. The shift between sampling and conversion times is managed by a queue block. Conversion t Sampling (a) t f s CAL f conv X Cal Queue M U X ADC OUT (b)
16 5 Gain and Offset in Interleaved Converters How to measure the Gain and offset mismatch? V in A N A L O G S E L E C T O R ADC ADC ADC ADC ADC D I G I T A L I N T E R F A C E ADDER OUT DAC Logic Memory Place the extra path, used as a reference, in parallel with one of the interleaved converters.
17 6 Assuming zero the offset and the gain of the reference path y ref (i) = x in (i) + ɛ Q,r (i) y p (i) = x in (i)δ G,i + O G,i + ɛ Q,p (i) y p (i) y ref (i) = x in (i)δ G,i + O G,i + ɛ Q,p (i) ɛ Q,r (i) (9) <y ref > M =<x in > M <y p y ref > M =<x in > M δ G,i + O G,i (0) A second average over another series of samples gives <y p y ref > N =<y ref > N δ G,i + O G,i () That makes a system of two equations with two unknowns δ G,i and O G,i.
18 7 Offset Calibration without Redundancy f f f f f V in A (a) V in f f ADC f f LOGIC OUT (b) Chopper stabilizer and spread-spectrum chopping.
19 8 Gain Calibration in Interleaved Converters X + S X+T Y' + Y ADC S + - T e G Y' X Y" S + - Y T DAC T SIG GEN z -k T' X DSP T' DSP X (a) (b) Addition of a test signal T to the input and subtraction after the A/D conversion. Signal processing enables calibration. Y = X( + δ G ) + T δ G + ɛ Q (2)
20 9 Digital gain mismatch correction for a two-channel time-interleave. The gain mismatch is equivalent to the multiplication of the input by a square-wave the output spectrum Y contains an image of the input at f N f in. X X 2 ADC ADC Y - 2 z + S + X 2 Y 2 f N /2 X X Y M Y DSP G /G 2 (a) Y Signal Y M Signal Amplitude Image Amplitude Chopping Image f in (b) f in -f N f N f f in f in -f N f N (c) f
21 20 Dynamic Matching Consider two nominally equal inter-changeable elements X and X 2. Assume X 2 = X ( + δ) and X + X 2 =. Y = 2 + δ or Y 2 = + δ 2 + δ (3) ɛ,2 = δ 2 + δ (4) The method is to use sequentially or randomly the elements X and X 2. With many elements the approach can be extended...
22 2 Dynamic matching of two elements I I 2 V R SW V R V B M M 2 I I 2 I out R R I ref (a) (b)
23 22 Example: Generation of a pseudo-random bit-stream (7-bit binary divided DAC) z - z - z - z - z - z - z - z - S n-bit n-bit Y PROC X if X > 2 n- ; Y=X - 2 n if X < -2 n- ; Y=X+ 2 n sign-bit
24 23 Butterfly Randomization Too many combinations of unity elements... M Sel Unity Element Y Thermometric Decoder R A N D O M I Z E R Sel Sel Sel Sel Sel Sel Sel Sel Sel Sel Sel Unity Element Unity Element Unity Element Unity Element Unity Element Unity Element Unity Element Unity Element Unity Element Unity Element Unity Element S Y out
25 B2 B B d i is the X i element flag. X = M Y (N) = M X i ; (5) M d i X i (6) ɛ Y (N) = M d i X i NX = M d i X i N M M X i. (7)
26 25 Assume the value of X i is X i = X + δx i (8) δx i is a random variable with variance X 2 σ 2 X. { } σy 2 = E [ɛ Y (N)] 2 = (N N 2 M )X2 σx 2 (9) which is is zero for zero or M elements, and has its maximum at N = M/2. The SNR determined by just the mismatch error and an OSR oversampling results SNR = 3M OSR σx 2 (20) With M = 8, OSR = (Nyquist-rate converter), δ = 0.002, the SNR = 65 db. If OSR = 32 SNR = 80 db.
27 26 Example 8.2 Use of the butterfly randomization in a 3-bit second order Σ Without randomization
28 27 With randomization Tones are transformed into white noise!
29 28 Individual Level Averaging The (ILA) approach aims at exercising each unity element with equal probability for each digital input code. Time-index In INDEXES I I 2 I 3 I 4 I I 6 I ELEMENT (a) Time-index In INDEXES I I 2 I 3 I 4 I I 6 I ELEMENT (b) Rotation or addition approach.
30 ELEMENT ELEMENT (a) time (b) time Use of elements with rotation and addition ILA (sequence )
31 30 Example 8.3 Use of ILA in the DAC of a 3-bit second order Σ. 60 PSD of the Mismatch Error (no DEM) 0 PSD of the Output PSD [db] PSD [db] Frequency [Hz] Frequency [Hz]
32 3 60 PSD of the Mismatch Error (ILA R, 8 elements) 0 PSD of the Output PSD [db] PSD [db] Frequency [Hz] Frequency [Hz]
33 32 60 PSD of the Mismatch Error (ILA A, 8 elements) 0 PSD of the Output PSD [db] PSD [db] Frequency [Hz] Frequency [Hz]
34 33 Data Weighted Averaging The method uses just one index, in common with all the input codes updated by the addition of the new input code to the content of the index register. U3 U4 U5 U INDEX U 2 U 3 U 2 U 4 S U U 5 U 0 U 6 U 9 U 8 U 7
35 34 Time-index INDEX In ELEMENT ELEMENT (a) (b) time DWA: Use of elements for a given input sequence.
36 35 The DWA method determines a first order shaping of the mismatch error. M δx i = 0 (2) i (k) = i+k i δx k for i + k < M i (k) = M δx k + i i+k M δx k for i + k > M (22) f s D k (nt) Cycle DAC + S + OUT k k 2 k 3 Cycle (a) k 3 k 4 k 5 (b) k 6
37 36 The noise injected in the first time-slot is (k ) = δx + δx 2 + δx 3 ; in the second time-slot is 2 (k 2 ) = δx 4 + δx 5 + δx 6 + δx 7. 3 (k 3 ) split in two parts 3 (k 3) = δx 8 and 3 (k 3) = δx + δx 2. that rearranged yields (k ) + 2 (k 2 ) + 3 (k 3) = 0 (23) 2 (k 2 ) = [ (k ) + 3 (k 3) ]. (24) (k ) [ (k ) + (k 3 ) ] z + (k 3 )z 2 (25) z (k )( z ) + 3 (k 3)( z ) (26) Similar considerations for the next clock periods obtain 4 (k 4 ), 5 (k 5 ) and the fraction of 6 (k 6 ) pertinent the second time slot. 4 (k 4 ) = [ 3 (k 3) + 5 (k 5 ) + 6 (k 6) ] (27) 4 (k 4 )z 2 [ 3 (k 3) + 5 (k 5 ) + 6 (k 6) ] z (k 5 )z (k 6)z 5 (28) [ z 5 (k 5 ) (k 3 )z 3] ( z ) + 6 (k 6)( z 2 ) (29)
38 37 The mismatch error passes through shaping function ( z d ), where d is the distance in clock-periods between the sample and the one almost halfway the considered cycle. ( z d ) d ( z ); z, (30) Smart Swiching n Logic D k (nt) 3 2 -z - IN DAC + S + OUT a smart switch directs the error to the proper amplification block before the ( z ) filter.
39 38 Comparing Butterfly and DWA Example PSD of the Mismatch Error (Butterfly with 8 elements) 0 PSD of the Output PSD [db] PSD [db] Frequency [Hz] Frequency [Hz]
40 39 60 PSD of the Mismatch Error (DWA with 8 elements) 0 PSD of the Output PSD [db] PSD [db] Frequency [Hz] Frequency [Hz]
41 40 Decimation and Interpolation The digital signal at the output of a Σ modulator removes the out-of-band shaped noise and reduces the clock-rate by decimation. The interpolation increases the sampling frequency and obtaining oversampling as required by a Σ DAC. Decimation Shaping leaves little noise in the signal band total aliased noise power much smaller than the in-band noise. V 2 F S 8 0 SNR/0 >> Hdec 2 (f 2 2L VF 2 S s/2) (3) 2 k 2 OSR for SNR = 04 db L = 3, OSR = 32 and k = 8, stop-band gain much lower than 87 db.
42 4 With large decimation factors the operation in done in successive steps. Decimation factor K D (K D = 2 k d ) is divided into the product K D = 2 k d 2 k d2 2 k dp, (32) Possible architecture f s f s /M f s /(M M 2 ) f s /(M M 2 M 3 ) f s /(M M 2 M 3 ) M n-th SINC FILTER M 2 FIR half-band M 3 FIR half-band DROP CORRECTION M =4-32 M 2 =2-8 M 3 =2-4
43 42 Y sinc (n) = N N 0 X(n i). (33) H s (z) = N N 0 z i = N z N ; (34) z Sinc Magnitude Response Amplitude [db ] sinc 3 sinc sinc f/f s
44 43 A sinc filter attenuates only at the required frequencies but the attenuation must ensuring the desired noise rejection. For an L-th order modulator it is required using a sinc L+ filter. For example, a sinc filter is not an adequate for a first order Σ. The spectrum of the quantization noise, shaped by ( z ) 2 and filtered by Hn 2 (z), is vn,out 2 (z) = v2 n,q ( z ) 2 [ ] z N 2 = v2 n,q N 2 z N ( 2 z N ) 2. (35) The use of the z e jωt transformation obtains [ vn,out 2 (ω) = v2 n,q 2 sin(nωt/2) ] 2 (36) N using sin(nωt/2) ± NωT/2 v 2 n,out (2πf) = v2 n,q [2πfT ] 2 (37) H s (z) = ( + z + z 2 + z 3 ) 3 (38)
45 44 The sinc L+ filter is a transversal structure. For example for L = 3 and N = 4 the filter is = + 3z +6z 2 +0z 3 +2z 4 +2z 5 +0z 6 +6z 7 +3z 8 +z 9 The coefficients can be stored in a memory or generated step by step during the filtering operation. For large values of N the number of coefficients and the number of taps of the transversal filter can become impractical. A possible alternative architecture is Integrators IN S REG S REG S REG N S S S OUT REG REG REG Differentiators
46 45 Interpolation Single stage is practical only for for relaxed transitions between pass-band and stop band. A transition region f s with more than 00 db of attenuation in the stop band and a ripple of about db in the pass band requires a 25 taps FIR filter. 20 Magnitude Response 0!20!40 Amplitude [db]!60!80!00!20!40!60! f/f s
47 46 2f s 4f s 8f s 64f s (28f s ) (6) FIR FIR2 FIR3 S&H taps taps 4-6 taps Magnitude Response FIR Magnitude Response FIR Amplitude [db] f/f s Magnitude Response FIR f/f s Magnitude Response S&H 0 20 Amplitude [db] f/f s f/f s
48 47 Wrap-up The use of digital techniques improves the data converter performances. The static accuracies are improved by measuring the error or by calibrating elements. We have seen various approaches for obtaining the results. The foreground calibration requires a specific time-period during which the converter in not used. Background calibration is more complex as it is done while the converter works normally. We have seen that calibration can be very expensive and it is worth to limit the correction to the critical limits (for example, gain error or offset can be acceptable). The dynamic matching of elements is appropriate for sigma-delta modulators, especially when they grant a shaping of the mismatch error. Digital techniques are necessary for the pre and the post-processing of data. Low-pass filtering, decimation and interpolation have been briefly discussed. More details are found on specific courses on digital signal processing.
Oversampling Converters
Oversampling Converters David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 56 Motivation Popular approach for medium-to-low speed A/D and D/A applications requiring
More informationAnalog Digital Sampling & Discrete Time Discrete Values & Noise Digital-to-Analog Conversion Analog-to-Digital Conversion
Analog Digital Sampling & Discrete Time Discrete Values & Noise Digital-to-Analog Conversion Analog-to-Digital Conversion 6.082 Fall 2006 Analog Digital, Slide Plan: Mixed Signal Architecture volts bits
More informationData Converter Fundamentals
Data Converter Fundamentals David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 33 Introduction Two main types of converters Nyquist-Rate Converters Generate output
More informationSuccessive Approximation ADCs
Department of Electrical and Computer Engineering Successive Approximation ADCs Vishal Saxena Vishal Saxena -1- Successive Approximation ADC Vishal Saxena -2- Data Converter Architectures Resolution [Bits]
More informationAn Anti-Aliasing Multi-Rate Σ Modulator
An Anti-Aliasing Multi-Rate Σ Modulator Anthony Chan Carusone Depart. of Elec. and Comp. Eng. University of Toronto, Canada Franco Maloberti Department of Electronics University of Pavia, Italy May 6,
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics D3 - A/D converters» Error taxonomy» ADC parameters» Structures and taxonomy» Mixed converters» Origin of errors 12/05/2011-1
More informationSlide Set Data Converters. High-Order, CT Σ Converters and Σ DAC
0 lide et Data Converters High-Order, CT Σ Converters and Σ DAC 1 NR Enhancement ummary High Order Noise haping Continuos-Time Σ Modulators Band-Pass Σ Modulators Oversampling DAC 2 NR Enhancement Many
More informationPipelined multi step A/D converters
Department of Electrical Engineering Indian Institute of Technology, Madras Chennai, 600036, India 04 Nov 2006 Motivation for multi step A/D conversion Flash converters: Area and power consumption increase
More informationEE 521: Instrumentation and Measurements
Aly El-Osery Electrical Engineering Department, New Mexico Tech Socorro, New Mexico, USA September 23, 2009 1 / 18 1 Sampling 2 Quantization 3 Digital-to-Analog Converter 4 Analog-to-Digital Converter
More informationA novel Capacitor Array based Digital to Analog Converter
Chapter 4 A novel Capacitor Array based Digital to Analog Converter We present a novel capacitor array digital to analog converter(dac architecture. This DAC architecture replaces the large MSB (Most Significant
More informationINTRODUCTION TO DELTA-SIGMA ADCS
ECE37 Advanced Analog Circuits INTRODUCTION TO DELTA-SIGMA ADCS Richard Schreier richard.schreier@analog.com NLCOTD: Level Translator VDD > VDD2, e.g. 3-V logic? -V logic VDD < VDD2, e.g. -V logic? 3-V
More informationHigher-Order Σ Modulators and the Σ Toolbox
ECE37 Advanced Analog Circuits Higher-Order Σ Modulators and the Σ Toolbox Richard Schreier richard.schreier@analog.com NLCOTD: Dynamic Flip-Flop Standard CMOS version D CK Q Q Can the circuit be simplified?
More informationLecture 10, ATIK. Data converters 3
Lecture, ATIK Data converters 3 What did we do last time? A quick glance at sigma-delta modulators Understanding how the noise is shaped to higher frequencies DACs A case study of the current-steering
More informationEE247 Lecture 16. Serial Charge Redistribution DAC
EE47 Lecture 16 D/A Converters D/A examples Serial charge redistribution DAC Practical aspects of current-switch DACs Segmented current-switch DACs DAC self calibration techniques Current copiers Dynamic
More informationA Nonuniform Quantization Scheme for High Speed SAR ADC Architecture
A Nonuniform Quantization Scheme for High Speed SAR ADC Architecture Youngchun Kim Electrical and Computer Engineering The University of Texas Wenjuan Guo Intel Corporation Ahmed H Tewfik Electrical and
More informationEE 435. Lecture 36. Quantization Noise ENOB Absolute and Relative Accuracy DAC Design. The String DAC
EE 435 Lecture 36 Quantization Noise ENOB Absolute and elative Accuracy DAC Design The String DAC . eview from last lecture. Quantization Noise in ADC ecall: If the random variable f is uniformly distributed
More informationEEO 401 Digital Signal Processing Prof. Mark Fowler
EEO 401 Digital Signal Processing Pro. Mark Fowler Note Set #14 Practical A-to-D Converters and D-to-A Converters Reading Assignment: Sect. 6.3 o Proakis & Manolakis 1/19 The irst step was to see that
More informationOn the design of Incremental ΣΔ Converters
M. Belloni, C. Della Fiore, F. Maloberti, M. Garcia Andrade: "On the design of Incremental ΣΔ Converters"; IEEE Northeast Workshop on Circuits and Sstems, NEWCAS 27, Montreal, 5-8 August 27, pp. 376-379.
More informationSistemas de Aquisição de Dados. Mestrado Integrado em Eng. Física Tecnológica 2015/16 Aula 6-26 de Outubro
Sistemas de Aquisição de Dados Mestrado Integrado em Eng. Física Tecnológica 2015/16 Aula 6-26 de Outubro Flash Decoder Thermometer code Wired NOR based decoder 2 Successive Approximation ADC (SAR) CONVERT
More informationINTRODUCTION TO DELTA-SIGMA ADCS
ECE1371 Advanced Analog Circuits Lecture 1 INTRODUCTION TO DELTA-SIGMA ADCS Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of
More informationAnalog to Digital Converters (ADCs)
Analog to Digital Converters (ADCs) Note: Figures are copyrighted Proakis & Manolakis, Digital Signal Processing, 4 th Edition, Pearson Publishers. Embedded System Design A Unified HW Approach, Vahid/Givargis,
More informationBackground Digital Calibration Techniques for Pipelined ADC s y
Background Digital Calibration Techniques for Pipelined ADC s y Un-Ku Moon Lucent Technologies Bell Laboratories 555 Union Blvd., Allentown, PA 1813 Bang-Sup Song Coordinated Science Laboratory University
More informationDigital to Analog Converters I
Advanced Analog Building Blocks 2 Digital to Analog Converters I Albert Comerma (PI) (comerma@physi.uni-heidelberg.de) Course web WiSe 2017 DAC parameters DACs parameters DACs non ideal effects DACs performance
More informationNyquist-Rate D/A Converters. D/A Converter Basics.
Nyquist-Rate D/A Converters David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 20 D/A Converter Basics. B in D/A is a digital signal (or word), B in b i B in = 2 1
More informationEE 435. Lecture 26. Data Converters. Data Converter Characterization
EE 435 Lecture 26 Data Converters Data Converter Characterization . Review from last lecture. Data Converter Architectures n DAC R-2R (4-bits) R R R R V OUT 2R 2R 2R 2R R d 3 d 2 d 1 d 0 V REF By superposition:
More informationDHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EC2314- DIGITAL SIGNAL PROCESSING UNIT I INTRODUCTION PART A
DHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EC2314- DIGITAL SIGNAL PROCESSING UNIT I INTRODUCTION PART A Classification of systems : Continuous and Discrete
More informationUNIT V FINITE WORD LENGTH EFFECTS IN DIGITAL FILTERS PART A 1. Define 1 s complement form? In 1,s complement form the positive number is represented as in the sign magnitude form. To obtain the negative
More informationETSF15 Analog/Digital. Stefan Höst
ETSF15 Analog/Digital Stefan Höst Physical layer Analog vs digital Sampling, quantisation, reconstruction Modulation Represent digital data in a continuous world Disturbances Noise and distortion Synchronization
More informationDigitally Assisted A/D Conversion- Trading off Analog Precision for Computing Power
Digitally Assisted A/D Conversion- Trading off Analog Precision for Computing Power UCB IC-Seminar November 25, 2002 Boris Murmann Prof. Bernhard E. Boser Outline Motivation Research Overview Analog Errors
More informationEE 505 Lecture 7. Spectral Performance of Data Converters - Time Quantization - Amplitude Quantization Clock Jitter Statistical Circuit Modeling
EE 505 Lecture 7 Spectral Performance of Data Converters - Time Quantization - Amplitude Quantization Clock Jitter Statistical Circuit Modeling . Review from last lecture. MatLab comparison: 512 Samples
More informationChapter 12 Variable Phase Interpolation
Chapter 12 Variable Phase Interpolation Contents Slide 1 Reason for Variable Phase Interpolation Slide 2 Another Need for Interpolation Slide 3 Ideal Impulse Sampling Slide 4 The Sampling Theorem Slide
More informationEE 435. Lecture 26. Data Converters. Data Converter Characterization
EE 435 Lecture 26 Data Converters Data Converter Characterization . Review from last lecture. Data Converter Architectures Large number of different circuits have been proposed for building data converters
More informationHigher-Order Modulators: MOD2 and MODN
ECE37 Advanced Analog Circuits Lecture 2 Higher-Order Modulators: MOD2 and MODN Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding
More informationSecond and Higher-Order Delta-Sigma Modulators
Second and Higher-Order Delta-Sigma Modulators MEAD March 28 Richard Schreier Richard.Schreier@analog.com ANALOG DEVICES Overview MOD2: The 2 nd -Order Modulator MOD2 from MOD NTF (predicted & actual)
More informationSlide Set Data Converters. Background Elements
0 Slide Set Data Converters Background Elements 1 Introduction Summary The Ideal Data Converter Sampling Amplitude Quantization Quantization Noise kt/c Noise Discrete and Fast Fourier Transforms The D/A
More informationEE 230 Lecture 40. Data Converters. Amplitude Quantization. Quantization Noise
EE 230 Lecture 40 Data Converters Amplitude Quantization Quantization Noise Review from Last Time: Time Quantization Typical ADC Environment Review from Last Time: Time Quantization Analog Signal Reconstruction
More informationShift Register Counters
Shift Register Counters Shift register counter: a shift register with the serial output connected back to the serial input. They are classified as counters because they give a specified sequence of states.
More informationir. Georgi Radulov 1, dr. ir. Patrick Quinn 2, dr. ir. Hans Hegt 1, prof. dr. ir. Arthur van Roermund 1 Eindhoven University of Technology Xilinx
Calibration of Current Steering D/A Converters ir. eorgi Radulov 1, dr. ir. Patrick Quinn 2, dr. ir. Hans Hegt 1, prof. dr. ir. Arthur van Roermund 1 1 Eindhoven University of Technology 2 Xilinx Current-steering
More informationNumbering Systems. Computational Platforms. Scaling and Round-off Noise. Special Purpose. here that is dedicated architecture
Computational Platforms Numbering Systems Basic Building Blocks Scaling and Round-off Noise Computational Platforms Viktor Öwall viktor.owall@eit.lth.seowall@eit lth Standard Processors or Special Purpose
More informationELEN E4810: Digital Signal Processing Topic 11: Continuous Signals. 1. Sampling and Reconstruction 2. Quantization
ELEN E4810: Digital Signal Processing Topic 11: Continuous Signals 1. Sampling and Reconstruction 2. Quantization 1 1. Sampling & Reconstruction DSP must interact with an analog world: A to D D to A x(t)
More informationEE 505. Lecture 29. ADC Design. Oversampled
EE 505 Lecture 29 ADC Desig Oversampled Review from Last Lecture SAR ADC V IN Sample Hold C LK V REF DAC DAC Cotroller DAC Cotroller stores estimates of iput i Successive Approximatio Register (SAR) At
More informationNyquist-Rate A/D Converters
IsLab Analog Integrated ircuit Design AD-51 Nyquist-ate A/D onverters כ Kyungpook National University IsLab Analog Integrated ircuit Design AD-1 Nyquist-ate MOS A/D onverters Nyquist-rate : oversampling
More informationChapter 2: Problem Solutions
Chapter 2: Problem Solutions Discrete Time Processing of Continuous Time Signals Sampling à Problem 2.1. Problem: Consider a sinusoidal signal and let us sample it at a frequency F s 2kHz. xt 3cos1000t
More informationSWITCHED CAPACITOR AMPLIFIERS
SWITCHED CAPACITOR AMPLIFIERS AO 0V 4. AO 0V 4.2 i Q AO 0V 4.3 Q AO 0V 4.4 Q i AO 0V 4.5 AO 0V 4.6 i Q AO 0V 4.7 Q AO 0V 4.8 i Q AO 0V 4.9 Simple amplifier First approach: A 0 = infinite. C : V C = V s
More informationUNIT 1. SIGNALS AND SYSTEM
Page no: 1 UNIT 1. SIGNALS AND SYSTEM INTRODUCTION A SIGNAL is defined as any physical quantity that changes with time, distance, speed, position, pressure, temperature or some other quantity. A SIGNAL
More informationLogic Design II (17.342) Spring Lecture Outline
Logic Design II (17.342) Spring 2012 Lecture Outline Class # 10 April 12, 2012 Dohn Bowden 1 Today s Lecture First half of the class Circuits for Arithmetic Operations Chapter 18 Should finish at least
More informationS.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques
S.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques Time: 3 Hrs.] Prelim Question Paper Solution [Marks : 100 Q.1(a) Attempt any SIX of the following : [12] Q.1(a) (i) Derive AND gate and OR gate
More informationLOGIC CIRCUITS. Basic Experiment and Design of Electronics
Basic Experiment and Design of Electronics LOGIC CIRCUITS Ho Kyung Kim, Ph.D. hokyung@pusan.ac.kr School of Mechanical Engineering Pusan National University Outline Combinational logic circuits Output
More informationEE123 Digital Signal Processing
EE123 Digital Signal Processing Lecture 19 Practical ADC/DAC Ideal Anti-Aliasing ADC A/D x c (t) Analog Anti-Aliasing Filter HLP(jΩ) sampler t = nt x[n] =x c (nt ) Quantizer 1 X c (j ) and s < 2 1 T X
More informationMulti-bit Cascade ΣΔ Modulator for High-Speed A/D Conversion with Reduced Sensitivity to DAC Errors
Multi-bit Cascade ΣΔ Modulator for High-Speed A/D Conversion with Reduced Sensitivity to DAC Errors Indexing terms: Multi-bit ΣΔ Modulators, High-speed, high-resolution A/D conversion. This paper presents
More informationModeling All-MOS Log-Domain Σ A/D Converters
DCIS 04 Modeling All-MOS Log Σ ADCs Intro Circuits Modeling Example Conclusions 1/22 Modeling All-MOS Log-Domain Σ A/D Converters X.Redondo 1, J.Pallarès 2 and F.Serra-Graells 1 1 Institut de Microelectrònica
More informationSample Test Paper - I
Scheme G Sample Test Paper - I Course Name : Computer Engineering Group Marks : 25 Hours: 1 Hrs. Q.1) Attempt any THREE: 09 Marks a) Define i) Propagation delay ii) Fan-in iii) Fan-out b) Convert the following:
More informationEE 435. Lecture 32. Spectral Performance Windowing
EE 435 Lecture 32 Spectral Performance Windowing . Review from last lecture. Distortion Analysis T 0 T S THEOREM?: If N P is an integer and x(t) is band limited to f MAX, then 2 Am Χ mnp 1 0 m h N and
More informationPolyphase filter bank quantization error analysis
Polyphase filter bank quantization error analysis J. Stemerdink Verified: Name Signature Date Rev.nr. A. Gunst Accepted: Team Manager System Engineering Manager Program Manager M. van Veelen C.M. de Vos
More informationLow-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement
Low-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement Markus Bingesser austriamicrosystems AG Rietstrasse 4, 864 Rapperswil, Switzerland
More informationAN ABSTRACT OF THE THESIS OF
AN ABSTRACT OF THE THESIS OF Madhulatha Bonu for the degree of Master of Science in Electrical and Computer Engineering presented on November 8, 006. Title: Noise Coupling Techniques in Multi-Cell Delta-Sigma
More informationA 74.9 db SNDR 1 MHz Bandwidth 0.9 mw Delta-Sigma Time-to-Digital Converter Using Charge Pump and SAR ADC
A 74.9 db SNDR 1 MHz Bandwidth 0.9 mw Delta-Sigma Time-to-Digital Converter Using Charge Pump and SAR ADC Anugerah Firdauzi, Zule Xu, Masaya Miyahara, and Akira Matsuzawa Tokyo Institute of Technology,
More informationSummary Last Lecture
EE247 Lecture 19 ADC Converters Sampling (continued) Sampling switch charge injection & clock feedthrough Complementary switch Use of dummy device Bottom-plate switching Track & hold T/H circuits T/H combined
More informationDistortion Analysis T
EE 435 Lecture 32 Spectral Performance Windowing Spectral Performance of Data Converters - Time Quantization - Amplitude Quantization Quantization Noise . Review from last lecture. Distortion Analysis
More informationMeasurement and Instrumentation. Sampling, Digital Devices, and Data Acquisition
2141-375 Measurement and Instrumentation Sampling, Digital Devices, and Data Acquisition Basic Data Acquisition System Analog Form Analog Form Digital Form Display Physical varialble Sensor Signal conditioning
More informationLOGIC CIRCUITS. Basic Experiment and Design of Electronics. Ho Kyung Kim, Ph.D.
Basic Experiment and Design of Electronics LOGIC CIRCUITS Ho Kyung Kim, Ph.D. hokyung@pusan.ac.kr School of Mechanical Engineering Pusan National University Digital IC packages TTL (transistor-transistor
More informationThe influence of parasitic capacitors on SAR ADC characteristics
The influence of parasitic capacitors on SAR ADC characteristics DMITRY NORMANOV, DMITRY OSIPOV National Research Nuclear University MEPHI ASIC Lab 59, Moscow, Kashirskoe shosse, 3 RUSSIA simplere@ya.ru
More informationSwitched Capacitor Circuits I. Prof. Paul Hasler Georgia Institute of Technology
Switched Capacitor Circuits I Prof. Paul Hasler Georgia Institute of Technology Switched Capacitor Circuits Making a resistor using a capacitor and switches; therefore resistance is set by a digital clock
More informationDSP Design Lecture 2. Fredrik Edman.
DSP Design Lecture Number representation, scaling, quantization and round-off Noise Fredrik Edman fredrik.edman@eit.lth.se Representation of Numbers Numbers is a way to use symbols to describe and model
More informationDigital Signal 2 N Most Significant Bit (MSB) Least. Bit (LSB)
1 Digital Signal Binary or two stages: 0 (Low voltage 0-3 V) 1 (High voltage 4-5 V) Binary digit is called bit. Group of bits is called word. 8-bit group is called byte. For N-bit base-2 number = 2 N levels
More informationChapter 7. Sequential Circuits Registers, Counters, RAM
Chapter 7. Sequential Circuits Registers, Counters, RAM Register - a group of binary storage elements suitable for holding binary info A group of FFs constitutes a register Commonly used as temporary storage
More informationEXAMPLE DESIGN PART 1
ECE37 Advanced Analog Circuits Lecture 3 EXAMPLE DESIGN PART Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog circuit
More informationHigh-Speed, High-Resolution, Radiation-Tolerant SAR ADC for Particle Physics Experiments
Erik Jonsson School of Engineering & Computer Science High-Speed, High-Resolution, Radiation-Tolerant SAR ADC for Particle Physics Experiments Yun Chiu Erik Jonsson Distinguished Professor Texas Analog
More informationBlind phase/frequency synchronization with low-precision ADC: a Bayesian approach
Blind phase/frequency synchronization with low-precision ADC: a Bayesian approach Aseem Wadhwa, Upamanyu Madhow Department of ECE, UCSB 1/26 Modern Communication Receiver Architecture Analog Digital TX
More informationSwitched-Capacitor Circuits David Johns and Ken Martin University of Toronto
Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually
More information/ (2π) X(e jω ) dω. 4. An 8 point sequence is given by x(n) = {2,2,2,2,1,1,1,1}. Compute 8 point DFT of x(n) by
Code No: RR320402 Set No. 1 III B.Tech II Semester Regular Examinations, Apr/May 2006 DIGITAL SIGNAL PROCESSING ( Common to Electronics & Communication Engineering, Electronics & Instrumentation Engineering,
More informationLecture 340 Characterization of DACs and Current Scaling DACs (5/1/10) Page 340-1
Lecture 34 Characterization of DACs and Current Scaling DACs (5//) Page 34 LECTURE 34 CHARACTERZATON OF DACS AND CURRENT SCALNG DACS LECTURE ORGANZATON Outline ntroduction Static characterization of DACs
More informationChapter 5. Digital Design and Computer Architecture, 2 nd Edition. David Money Harris and Sarah L. Harris. Chapter 5 <1>
Chapter 5 Digital Design and Computer Architecture, 2 nd Edition David Money Harris and Sarah L. Harris Chapter 5 Chapter 5 :: Topics Introduction Arithmetic Circuits umber Systems Sequential Building
More informationIntroduction to Digital Signal Processing
Introduction to Digital Signal Processing 1.1 What is DSP? DSP is a technique of performing the mathematical operations on the signals in digital domain. As real time signals are analog in nature we need
More informationEE 5345 Biomedical Instrumentation Lecture 12: slides
EE 5345 Biomedical Instrumentation Lecture 1: slides 4-6 Carlos E. Davila, Electrical Engineering Dept. Southern Methodist University slides can be viewed at: http:// www.seas.smu.edu/~cd/ee5345.html EE
More informationD/A Converters. D/A Examples
D/A architecture examples Unit element Binary weighted Static performance Component matching Architectures Unit element Binary weighted Segmented Dynamic element matching Dynamic performance Glitches Reconstruction
More informationVALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF INFORMATION TECHNOLOGY. Academic Year
VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur- 603 203 DEPARTMENT OF INFORMATION TECHNOLOGY Academic Year 2016-2017 QUESTION BANK-ODD SEMESTER NAME OF THE SUBJECT SUBJECT CODE SEMESTER YEAR
More information! Circular Convolution. " Linear convolution with circular convolution. ! Discrete Fourier Transform. " Linear convolution through circular
Previously ESE 531: Digital Signal Processing Lec 22: April 18, 2017 Fast Fourier Transform (con t)! Circular Convolution " Linear convolution with circular convolution! Discrete Fourier Transform " Linear
More informationPipelined A/D Converters
EE247 Lecture 2 AC Converters Pipelined ACs EECS 247 Lecture 2: ata Converters 24 H.K. Page Pipelined A/ Converters Ideal operation Errors and correction Redundancy igital calibration Implementation Practical
More informationHardware Design I Chap. 4 Representative combinational logic
Hardware Design I Chap. 4 Representative combinational logic E-mail: shimada@is.naist.jp Already optimized circuits There are many optimized circuits which are well used You can reduce your design workload
More informationBehavioral Model of Split Capacitor Array DAC for Use in SAR ADC Design
Behavioral Model of Split Capacitor Array DAC for Use in SAR ADC Design PC.SHILPA 1, M.H PRADEEP 2 P.G. Scholar (M. Tech), Dept. of ECE, BITIT College of Engineering, Anantapur Asst Professor, Dept. of
More informationELCT201: DIGITAL LOGIC DESIGN
ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Following the slides of Dr. Ahmed H. Madian Lecture 10 محرم 1439 ه Winter
More informationELEN 610 Data Converters
Spring 04 S. Hoyos - EEN-60 ELEN 60 Data onverters Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 04 S. Hoyos - EEN-60 Electronic Noise Signal to Noise ratio SNR Signal Power
More informationPARALLEL DIGITAL-ANALOG CONVERTERS
CMOS Analog IC Design Page 10.2-1 10.2 - PARALLEL DIGITAL-ANALOG CONVERTERS CLASSIFICATION OF DIGITAL-ANALOG CONVERTERS CMOS Analog IC Design Page 10.2-2 CURRENT SCALING DIGITAL-ANALOG CONVERTERS GENERAL
More informationBEHAVIORAL MODEL OF SPLIT CAPACITOR ARRAY DAC FOR USE IN SAR ADC DESIGN
BEHAVIORAL MODEL OF SPLIT CAPACITOR ARRAY DAC FOR USE IN SAR ADC DESIGN 1 P C.SHILPA, 2 M.H PRADEEP 1 P.G. Scholar (M. Tech), Dept. of ECE, BITIT College of Engineering, Anantapur 2 Asst Professor, Dept.
More informationLab 3 Revisited. Zener diodes IAP 2008 Lecture 4 1
Lab 3 Revisited Zener diodes R C 6.091 IAP 2008 Lecture 4 1 Lab 3 Revisited +15 Voltage regulators 555 timers 270 1N758 0.1uf 5K pot V+ V- 2N2222 0.1uf V o. V CC V Vin s = 5 V Vc V c Vs 1 e t = RC Threshold
More informationEXPERIMENT Bit Binary Sequential Multiplier
12.1 Objectives EXPERIMENT 12 12. -Bit Binary Sequential Multiplier Introduction of large digital system design, i.e. data path and control path. To apply the above concepts to the design of a sequential
More informationMark Redekopp, All rights reserved. Lecture 1 Slides. Intro Number Systems Logic Functions
Lecture Slides Intro Number Systems Logic Functions EE 0 in Context EE 0 EE 20L Logic Design Fundamentals Logic Design, CAD Tools, Lab tools, Project EE 357 EE 457 Computer Architecture Using the logic
More informationIntroduction to DSP Time Domain Representation of Signals and Systems
Introduction to DSP Time Domain Representation of Signals and Systems Dr. Waleed Al-Hanafy waleed alhanafy@yahoo.com Faculty of Electronic Engineering, Menoufia Univ., Egypt Digital Signal Processing (ECE407)
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 3: Sample and Hold Circuits Switched Capacitor Circuits Circuits and Systems Sampling Signal Processing Sample and Hold Analogue Circuits Switched Capacitor
More informationEE 435. Lecture 28. Data Converters Linearity INL/DNL Spectral Performance
EE 435 Lecture 8 Data Converters Linearity INL/DNL Spectral Performance Performance Characterization of Data Converters Static characteristics Resolution Least Significant Bit (LSB) Offset and Gain Errors
More informationStop Watch (System Controller Approach)
Stop Watch (System Controller Approach) Problem Design a stop watch that can measure times taken for two events Inputs CLK = 6 Hz RESET: Asynchronously reset everything X: comes from push button First
More informationSistemas de Aquisição de Dados. Mestrado Integrado em Eng. Física Tecnológica 2016/17 Aula 4, 10th October
Sistemas de Aquisição de Dados Mestrado Integrado em Eng. Física Tecnológica 216/17 Aula 4, 1th October ADC Amplitude Quantization: ADC Digital Output Formats V REF +FS RANGE (SPAN) OR FS ANALOG INPUT
More informationDigital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories
Digital Integrated Circuits A Design Perspective Semiconductor Chapter Overview Memory Classification Memory Architectures The Memory Core Periphery Reliability Case Studies Semiconductor Memory Classification
More informationParallel Multipliers. Dr. Shoab Khan
Parallel Multipliers Dr. Shoab Khan String Property 7=111=8-1=1001 31= 1 1 1 1 1 =32-1 Or 1 0 0 0 0 1=32-1=31 Replace string of 1s in multiplier with In a string when ever we have the least significant
More informationvidyarthiplus.com vidyarthiplus.com vidyarthiplus.com ANNA UNIVERSITY- COMBATORE B.E./ B.TECH. DEGREE EXAMINATION - JUNE 2009. ELECTRICAL & ELECTONICS ENGG. - FOURTH SEMESTER DIGITAL LOGIC CIRCUITS PART-A
More informationEE 230 Lecture 43. Data Converters
EE 230 Lecture 43 Data Converters Review from Last Time: Amplitude Quantization Unwanted signals in the output of a system are called noise. Distortion Smooth nonlinearities Frequency attenuation Large
More informationDFT & Fast Fourier Transform PART-A. 7. Calculate the number of multiplications needed in the calculation of DFT and FFT with 64 point sequence.
SHRI ANGALAMMAN COLLEGE OF ENGINEERING & TECHNOLOGY (An ISO 9001:2008 Certified Institution) SIRUGANOOR,TRICHY-621105. DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING UNIT I DFT & Fast Fourier
More informationEE40 Lec 15. Logic Synthesis and Sequential Logic Circuits
EE40 Lec 15 Logic Synthesis and Sequential Logic Circuits Prof. Nathan Cheung 10/20/2009 Reading: Hambley Chapters 7.4-7.6 Karnaugh Maps: Read following before reading textbook http://www.facstaff.bucknell.edu/mastascu/elessonshtml/logic/logic3.html
More informationRadar Systems Engineering Lecture 3 Review of Signals, Systems and Digital Signal Processing
Radar Systems Engineering Lecture Review of Signals, Systems and Digital Signal Processing Dr. Robert M. O Donnell Guest Lecturer Radar Systems Course Review Signals, Systems & DSP // Block Diagram of
More information