Volterra Series: Introduction & Application

Size: px
Start display at page:

Download "Volterra Series: Introduction & Application"

Transcription

1 ECEN 665 (ESS : RF Communication Circuits and Systems Volterra Series: Introduction & Application Prepared by: Heng Zhang Part of the material here provided is based on Dr. Chunyu Xin s dissertation

2 Outline Introduction: History, Basics Volterra Series in frequency domain Applications of Volterra Series: Example: Common Source Amplifier Example: Differential Pair Example3: Current Mirror Example4: Gilbert Mixer

3 Volterra Series: History In 887, Vito Volterra : Volterra Series as a model for nonlinear behavior In 94, Norbert Wiener: applied Volterra Series to nonlinear circuit analysis In 957, J. F. Barrett: systematically applied Volterra series to nonlinear system; Later, D.A. George: used the multidimensional Laplace transformation to study Volterra operators Nowadays: extensively used to calculate small, but nevertheless troublesome, distortion terms in transistor amplifiers and systems. 3

4 Why do we need Volterra Series? At high enough frequency, the assumption there s no memory effect due to capacitors and inductors NOT CORRECT! Taylor series analysis: NO memory effect, cannot calculate distortion at high frequency Low frequency analysis: high-frequency effect can degrade distortion performance by 00% more than predicted. eg. Fully differential circuits without mismatch: Low-frequency analysis predicts the HD to be zero Volterra series reveals an HD as high as -3dB (see the numerical example later 4

5 When Volterra Series Are Good? Can calculate the high-frequency-lowdistortion terms for weakly non-linear timeinvariant (NLTI system with memory effect Weakly nonlinear assumption: Input excitation is small use polynomials to model nonlinearities When small inputs, the st term dominates 5

6 When Volterra Series Are Bad? Results are a sum of infinite numbers of terms, possible to diverge Define: weak enough system (G>>G3>>G5; G, G3, G5 = st order, 3 rd order, and 5 th order Volterra kernels; G5 is small to be negligible, the infinite sums will converge and converge rapidly Strongly nonlinear system: sum will diverge, Volterra series becomes invalid Volterra series are impractical in strongly nonlinear problems 6

7 Volterra Series: basic Linear system without memory : yt ( = h xt ( Output y at instant t only depends on input x at that instant only. h: linear gain Linear, discrete, causal and time-invariant system with memory (described by summing all the effects of past inputs with proper weights : yn ( = h( τ xn ( τ i= 0 n n: time index h(τ: impulse response continuous time domain (the convolution sum becomes a convolution integral: t y( t = h( τ x( t τ dτ 0 i i 7

8 Volterra Series: basic System with nd order nonlinearity: Memory-less system: y t h x t ( = ( System with memory: (firstly: discrete and assume all the terms sum with equal weights yn ( = xn ( xn ( + xn ( xn ( xn ( x(0 + xn ( xn ( + xn ( xn ( xn ( x(0 n n n n x(0 x(0 = x( n x( j + xn ( x( j +... = xi ( x( j i= 0 i= 0 j= 0 i= 0 Next: Add proper weights to make it a weighed double sum: n n j= 0 i= 0 ( yn ( = h p, p xn ( p xn ( p i j i j h : a function of time index p i, p j ( nd order impulse response Continuous time domain (the convolution sum becomes a convolution integral : t y ( t = h ( τ, τ x( t τ x( t τ dτ dτ 0 8

9 Volterra Series: basic n th -order nonlinear system : Memory-less system: System with memory: yt ( = h( τ xt ( τ dτ t 0 0 t 0 y t h x t h x t h x t n ( = ( + ( n ( + h ( τ, τ x( t τ x( t τ dτ dτ t + h ( τ, τ, τ x( t τ x( t τ x( t τ dτ dτ dτ t + L+... h ( τ, τ... τ x( t τ x( t τ... x( t τ dτ dτ... dτ h ( τ, L, τ n n 0 n n n n Volterra Series expansion: an infinite sum of multidimensional convolution integrals :n th order Volterra Kernels (n th order impulse response of the system 9

10 Volterra Series vs. Taylor Series Nonlinear memory-less system represented using Taylor series: n yt ( = K xt ( + K x( t + K x( t K x( t Nonlinear system with memory represented using Volterra series: n in which H [ xt ( ] =... h( τ, τ... τ xt ( τ xt ( τ... xt ( τ dτ dτ... dτ n n n n n : n th order Volterra operator. h ( τ, L, τ : n th order Volterra Kernels n n 0

11 Volterra kernel h ( τ, L, τ n h ( τ, L, τ = 0 n n n : n th order Volterra Kernels : for any τ j < 0, j =,,,n h ( τ, L, τ n n is not necessarily symmetrical to its variables Always possible to construct a symmetrical kernel from the asymmetrical kernel h ( τ, L, τ = h ( τ, L, τ ( s ( a n n n n n! p Summation runs through all possible permutations

12 Volterra series in frequency domain Why study the nonlinear system in frequency domain? Frequency domain Volterra kernels are needed to calculate the distortion. eg. HD, HD 3, IM 3, Fourier transform: time domain Volterra frequency domain Volterra eg. the n-dimensional Fourier transform for an n th order Volterra kernel h ( τ, L, τ is: n H n ( ω, L, ω = F{ h ( τ, L, τ } n n n n jωτ jωτ n n L h ( τ, L, τ e Le dτ... dτ = n n n H n is the frequency domain Volterra kernel.

13 Volterra series in frequency domain An input with m frequency components: X = A(cosω t+ cos ω t cos ω t The output of the n th order nonlinear system can be denoted as: m Y = H ( jω ox + H ( jω, jω ox H ( jω, jω,... jω ox p p p n p p pn n ω, ω,... ω where can be chosen from p p pn They can be equal or different, and have both the + and combination For each term, the frequency components in H n are the same as in X n The operator 〇 means: Multiply each frequency component in X n by: Shift phase by: (analogy to filtering operation 3

14 Volterra series in frequency domain X = A(cos wt+ cos w t eg, input with two frequency components: + w, + w wp, wp,... wpn can be chosen from: H ( jw, jw o X p p represents the following terms (eliminates all the overlap terms: H ( jw, jw X H ( jw, jw = H ( jw, jw A cos( wt + H( j w H ( jw, jw X H ( jw, jw = H( jw, jw A ( H ( jw, jw X H ( jw, jw = H ( jw, jw A cos( w + w t+ H ( j( w + w ( H ( jw, jw X H ( jw, jw = H ( jw, jw A cos( w w t+ H ( j( w w H( jw, jw X H( jw, jw = H( jw, jw A cos( wt+ H( j w 4

15 Definition of HD, HD 3 and IM 3 Volterra Series Taylor Series HD (, ( jw H jw jw A H a A a HD 3 H,, 3( jω jω jω A 4 H ( jω 4 a3 A a IM 3 3 H,, 3( jω jω jω 4 H ( jω A 3 4 a3 A Observation:. Volterra series incorporates the frequency dependent effects a H ( jw, jw, jw H ( jw, jw, jw 3HD IM 5

16 Example : Common Source Amplifier vo vi M RL CL MOS transistor: nonlinearity mainly introduced by transconductance; output impedance also contributes to distortion. At high frequency, load impedance dominated by C L memory effect cannot be neglected, need to use Volterra series to analyze nonlinearity. 6

17 Procedure:. Express output voltage Vout using Volterra series: (. Large signal transfer function using long channel device model: ( (3 where 3. Substitute ( into (3:, Z L : impedance of R and C in parallel (4 where 7

18 Procedure: 4. To find the Volterra kernel H k, equate same order terms of v i in both sides of (4 and use the following relationships: (5 (6 (7 (8 D0 It can be found that: H0 = λd (9 H H 3 3 where: ( w, w, w + λh H ( w = D ( w, w λ 0 λd0 0 ( D + λ DH + D H 0 = ( DH + DH λd = λd 0 0 (0 ( ( 8

19 Verification of Volterra Series M=5um/0.6um, K = 30uA/V,g o =00uA/V, gm = 500uA/V, Vod =.9V. Input at 0dBm(0.36V, f = GHz, f =.GHz Volterra Analysis Cadence Simulation HD -33.7dB -38dB HD 3-49dB -58dB IM3-34dB -4.9dB

20 Simulation Results

21 Example : Differential Pair Assume the only memory effect is introduced by the parasitic capacitance (Cs at node Vs, all other capacitance are ignored. DC bias current: (a The small signal voltages applied to the gates of M and M are V d / and V d / respectively The goal is to obtain the Volterra series expansion for the small signal drain current id of M (or M in terms of input differential voltage vd up to 3rd order

22 Procedure:. Determine the Volterra series expansion of vs: (b is the k-th order term of the Volterra series of vs. Apply KCL law at the common source node: (a where Vs, Vgs and Vgs can be written into DC and signal small signal terms: (b

23 Procedure: 3. Combining equations ( & ( yields: (3 where Substituting (b into (3 and taking phasor form of : (4 3

24 Procedure: 4. Keeping only the st order terms of (4: (5 5. Substituting (6 into (4, keeping only the nd order terms: (6 (7 Notice that w becomes w +w because we are interested in the nd order terms Because of the operator, (8 consists of four equations for four different cases: (8 Where w and w are symbols and w a, w b are the frequency components of input. 4

25 Procedure: 6. For the 3 rd order term: (9 Replace jw by j(w+w+w3 since we are interested in the 3rd order terms Notice that G always consists of one frequency component (w; G always consists of two (w, w, and G3 consists of three(w, w, w3. 7. Higher order kernels can be calculated by repeating the above steps. So: 5

26 Procedure: 8. Our final goal is to obtain the Volterra series expansion for id in terms of vd: Using the MOS device equation containing DC and time varying components: K vd vd K vd K I + i = V + v V = K V V v + v + V V ( ( d d GS s t GS t s s GS t vd K vd id = gm vs + vs Volterra series expansion of id becomes: K K K id+ id + id3+... = gm vd vs... + vd + vs +... vd vs ( ( ( 6

27 Procedure: 9. Keeping the st order term of v d coefficients in (: 0. Isolating the nd order terms of v d coefficients in (:. Separating the 3 rd order terms of v d coefficients from (: 7

28 Summary of steps to determine Volterra Series: Step. Determine the Volterra series expansion of the intermediate variable vs in terms of input signal v d ( Step. Using KCL and MOS device equation to express output signal i d in terms of v d and v s ( Step3. Substitute vs determined in( into ( and derive: Hn becomes a function of Gn, and Gn has been determined in step. 8

29 Volterra series versus Taylor series of a MOS differential pair Note that for Taylor expansion, second order distortion is 0, while Volterra series reveals the high frequency second order distortion for a differential pair. 9

30 Verification of Volterra Series For MOS transistors with W/L=50um/0.6um, Volterra series and simulated HD3 result comparison HD3 (db Simulation Volterra Frequency (GHz d V H HD3 = 4H 3 30

31 Example 3: Current Mirror At high frequency, the parasitic capacitance of the transistors cannot be neglected. Therefore, Volterra Series is used to model this non-linear system with memory. The parasitic capacitance Cp seen at the gate of M, M affects the Vgs, which is related to the current mirror accuracy. The goal is to obtain the Volterra series expansion for the small signal drain current io of M in terms of input current Iin up to 3rd order. 3

32 Procedure: Follow the same steps as described in Example :. Determine the Volterra series of the gate voltage vi first: vi = G 〇 I in + G 〇 I in + G 3 〇 I 3in + = vi + vi + vi 3 + ( where vi k = G k 〇 I kin is the k-th order term of the Volterra series of vi. Appling KCL at the gate node of M: dv dt K i C p + ( Vi Vt = Iin + I BIAS ( where V i can be written into DC and small signal term: V i = V I + v i (3 Also, K ( VI V t = I BIAS (4 3

33 Procedure: 3. Substituting (3 and (4 into ( and simplifying it: dv dt K i C p + gmvi + vi = I in (5 where gm = K(VI Vt is the transconductance of M Substituting (5 into ( and taking the phasor form of dv i dt ( K jwc p + gm ( vi + vi + vi = ( vi + vi + vi + Iin (6 33

34 Procedure: 4. The Volterra kernel Gk can be obtained by equating the same order term of I in at both sides of (6. Keeping only the first order terms: ( ( w G g jwc m p + 〇 I in = I in (7 jwc p g m w G + = ( (8 5. Substituting into (6, and keeping only the second order terms:, ( ] ( [ w w G g C w w j m p + + ( G w K 〇 I in + 〇 I in = 0 (9 ]( ( [ ( ( ( (, ( 3 m p m p m m p m p m p g jw C g C w w j g K g C w w j g jwc K g C w w j w G K w w G = + + = (0 34

35 Procedure: 6. Factoring out the third order terms from (6: [ j ( w + w + w 3 C p + g m ] G 3 ( w, w, w 3 〇 I 3in + K ( w, w G ( w KG( w, w G( w G3( w, w, w3 = jw ( + w+ w C + g 3 G 〇 I 3in = 0 K C jwc C [ ( + ]( [ ( + + ] g g g g p p p jw 4 w jw w w3 m m m m 7. Now, vi has been expanded into Volterra series up to the third order. Our final goal is to obtain the Volterra series expansion for i o in terms of I in : i o = H 〇 I in + H 〇 I in + H 3 〇 I 3in + = i o + i o + i o3 + ( p m ( 35

36 Procedure: 8. The small signal output current io can be related to vi as: i o = g m v i (3 Substituting ( and ( into (3: io + io + io3 = g m G (w o I in + g m G(w,w o I in + g m G3(w,w,w3 o I 3in g C m p H( w = g mg ( w ( jw g g H ( w, w = g m G ( w m, w m Kg 3 g m m [ j( w + w C g p m ]( jw C g m p H ( w, w, w = g G ( w, w, w 3 3 m 3 3 C jwc C [ ( + ]( [ ( + + ] K gm p p p jw 4 w jw w w3 g m gm gm gm 36

37 Verification of Volterra Series Assume a current gain of 4, use long channel length to minimize channel length modulation effect. Choose M = um/um, M = 4*um/um, I BIAS = 84.4uA, Cp~90fF, gm = 76μA/V, gm = 705μA/V, I in = A cosw t + A cosw t, while w = 90 * pi MHz, w = 900 * pi MHz, A = A = I BIAS /0 = 8.44μA, we can get: IM 3A H ( jw, jw, jw = = 4 H ( jw db IIP3 = P in + IM 3 / = -9.5dBm + 6/ = dBm -db compression point = IIP3 0dB = -70.5dBm 37

38 Simulation Results 38

39 Comparison between Volterra analytical results and Cadence simulation Volterra analysis Cadence simulation IIP3-60.5dBm -53.7dBm IM3 6dB 76dB -db point -70.5dBm -74.7dBm 39

40 Example 4:Gilbert Mixer The high frequency linearity of Gilbert mixer is dominated by the V-I conversion. Transistors M3-M6 works as large signal current switches and are not limiting factor for linearity. Assume V LO is not switching ans so the mixer is a NLTI system 40

41 Volterra kernels: The Volterra series analysis of Gilbert mixer follows the Volterra series analysis of a differential pair The Volterra kernels for the V-I conversion transistors are: 4

42 Finding IM3 and HD3 the linearity expression for Gilbert mixer cell is: HD 3 H ( jω, jω, jω = 4 ( A 3 rf H jω IM 3 = 3 H ( jω, jω, jω 4 ( A 3 rf H jω IM3 is caused by adjacent channel interference w is defined to be at w - w such that the 3 rd order nonlinearity term w +w will generate a term at w - w A rf should be replaced by A interference 4

43 Low frequency approximation w = w = w3 = 0 K = 6( V V GS t K = V GS ( V t HD 3 H ( ω, ω, ω Arf K = A = 4 H ( j 3 I 3 rf ω SS For low frequency (no memory, HD 3 agrees with Taylor series expansion Do the same for IM3 and it would agree with Taylor series expansion 43

44 IM3 and HD3 For intermediate frequency: j(w +w Cs << K(V GS -V t ( ( ( K Arf j w Cs HD3= I 3 V V K V V SS GS t GS t 3 A int erference jw ( Cs IM 3= 3( V 3 K( VGS Vt GS V t IM 3HD

45 When V LO is switching The mixer is no longer a time-invariant system The high-frequency distortion still dominated by V-I conversion To incorporate switching effect, multiply the output by the Fourier series representation of a square wave Frequency of the st and 3 rd order products is shifted by f LO, Amplitude are reduced by /pi. HD3 and IM3 remain unchanged 45

46 Gilbert Mixer IM 3 Verification Assume a Gilbert Mixer has V-I conversion transistor M=M=50um/0.6um. Let f rf =GHz, two interference signal with 0dBm power (0.36V at GHz(w and.00ghz(w. Cs ~= 0.pF. Make V GS -V t = 0.387V, K=650 ua/v, thus gm =.4mA/V Theoretically: 3 H ( ω, ω, ω IM 3 = A = 4.0dB 4 ( 3 rf H jω 46

47 Simulation result Gilbert cell simulation result: with two tones at GHz and.00ghz, the input amplitude of each tone is 0dBm. IM3 is around -5.5 db from simulation. The deviation error is.5db(5.9% 47

48 HD Incorporating Memory: HD A rf = = H H 3dB Ignoring memory: HD Aa rf = = a 0 Volterra series analysis predicts that RF feedthrough will still be Present in a balance mixer with zero mismatch! 48

49 Conclusions Taylor series analysis cannot calculate the distortion correctly at high frequency due to memory effect. Volterra series can calculate the high-frequency-lowdistortion terms for any weakly non-linear time-invariant system with memory effect. Volterra series may diverge when nonlinearity is strong Volterra series are applied to four basic circuit examples and theoretical results agrees with simulation 49

50 Reference W. Sansen, Distortion in elementary transistor circuits, IEEE Trans. On Cir-cuits and Systems-II: Analog and Digital Signal Processing, vol. 46, pp. 35~35, March 999. B. Leung, VLSI for Wireless Communication. Upper Saddle River, N.J.: Prentice Hall, 00. B. Kim, J.-S. Ko, and K. Lee, Highly linear CMOS RF MMIC amplifier using multiple gated transistors and its volterra series analysis, IEEE MTT-S Int.Microwave Symp. Dig., vol., pp. 55~58, May

Lecture 37: Frequency response. Context

Lecture 37: Frequency response. Context EECS 05 Spring 004, Lecture 37 Lecture 37: Frequency response Prof J. S. Smith EECS 05 Spring 004, Lecture 37 Context We will figure out more of the design parameters for the amplifier we looked at in

More information

ECE 546 Lecture 11 MOS Amplifiers

ECE 546 Lecture 11 MOS Amplifiers ECE 546 Lecture MOS Amplifiers Spring 208 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine Amplifiers Definitions Used to increase

More information

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics Lena Peterson 2015-10-13 Outline (1) Why is the CMOS inverter gain not infinite? Large-signal

More information

Advanced Current Mirrors and Opamps

Advanced Current Mirrors and Opamps Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------

More information

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION ECE-343 Test : Feb 0, 00 6:00-8:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z

More information

Efficient Per-Nonlinearity Distortion Analysis for Analog and RF Circuits

Efficient Per-Nonlinearity Distortion Analysis for Analog and RF Circuits IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 22, NO. 10, OCTOBER 2003 1297 Efficient Per-Nonlinearity Distortion Analysis for Analog and RF Circuits Peng Li, Student

More information

6.012 Electronic Devices and Circuits Spring 2005

6.012 Electronic Devices and Circuits Spring 2005 6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) -OPEN BOOK- Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):

More information

Systematic Design of Operational Amplifiers

Systematic Design of Operational Amplifiers Systematic Design of Operational Amplifiers Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 10-05 061 Table of contents Design of Single-stage OTA Design of

More information

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution ECE-342 Test 3: Nov 30, 2010 6:00-8:00, Closed Book Name : Solution All solutions must provide units as appropriate. Unless otherwise stated, assume T = 300 K. 1. (25 pts) Consider the amplifier shown

More information

Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.

Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D. Page 1 of 3 ELEC 312: ELECTRONICS II : ASSIGNMENT-3 Department of Electrical and Computer Engineering Winter 2012 1. A common-emitter amplifier that can be represented by the following equivalent circuit,

More information

Frequency Response Prof. Ali M. Niknejad Prof. Rikky Muller

Frequency Response Prof. Ali M. Niknejad Prof. Rikky Muller EECS 105 Spring 2017, Module 4 Frequency Response Prof. Ali M. Niknejad Department of EECS Announcements l HW9 due on Friday 2 Review: CD with Current Mirror 3 Review: CD with Current Mirror 4 Review:

More information

EE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

EE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH) EE05 Fall 205 Microelectronic Devices and Circuits Frequency Response Prof. Ming C. Wu wu@eecs.berkeley.edu 5 Sutardja Dai Hall (SDH) Amplifier Frequency Response: Lower and Upper Cutoff Frequency Midband

More information

Refinements to Incremental Transistor Model

Refinements to Incremental Transistor Model Refinements to Incremental Transistor Model This section presents modifications to the incremental models that account for non-ideal transistor behavior Incremental output port resistance Incremental changes

More information

ECE315 / ECE515 Lecture 11 Date:

ECE315 / ECE515 Lecture 11 Date: ecture 11 Date: 15.09.016 MOS Differential Pair Quantitative Analysis differential input Small Signal Analysis MOS Differential Pair ECE315 / ECE515 M 1 and M are perfectly matched (at least in theory!)

More information

Introduction to CMOS RF Integrated Circuits Design

Introduction to CMOS RF Integrated Circuits Design V. Voltage Controlled Oscillators Fall 2012, Prof. JianJun Zhou V-1 Outline Phase Noise and Spurs Ring VCO LC VCO Frequency Tuning (Varactor, SCA) Phase Noise Estimation Quadrature Phase Generator Fall

More information

EE 330. Lecture 35. Parasitic Capacitances in MOS Devices

EE 330. Lecture 35. Parasitic Capacitances in MOS Devices EE 330 Lecture 35 Parasitic Capacitances in MOS Devices Exam 2 Wed Oct 24 Exam 3 Friday Nov 16 Review from Last Lecture Cascode Configuration Discuss V CC gm1 gm1 I B VCC V OUT g02 g01 A - β β VXX Q 2

More information

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION ECE-343 Test 2: Mar 21, 2012 6:00-8:00, Closed Book Name : SOLUTION 1. (25 pts) (a) Draw a circuit diagram for a differential amplifier designed under the following constraints: Use only BJTs. (You may

More information

Chapter 13 Small-Signal Modeling and Linear Amplification

Chapter 13 Small-Signal Modeling and Linear Amplification Chapter 13 Small-Signal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 13-1 Chapter Goals Understanding of concepts related to: Transistors

More information

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET: Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I- curve (Square-Law Model)

More information

RFIC2017 MO2B-2. A Simplified CMOS FET Model using Surface Potential Equations For Inter-modulation Simulations of Passive-Mixer-Like Circuits

RFIC2017 MO2B-2. A Simplified CMOS FET Model using Surface Potential Equations For Inter-modulation Simulations of Passive-Mixer-Like Circuits A Simplified CMOS FET Model using Surface Potential Equations For Inter-modulation Simulations of Passive-Mixer-Like Circuits M. Baraani Dastjerdi and H. Krishnaswamy CoSMIC Lab, Columbia University, New

More information

6.776 High Speed Communication Circuits Lecture 10 Noise Modeling in Amplifiers

6.776 High Speed Communication Circuits Lecture 10 Noise Modeling in Amplifiers 6.776 High Speed Communication Circuits Lecture 10 Noise Modeling in Amplifiers Michael Perrott Massachusetts Institute of Technology March 8, 2005 Copyright 2005 by Michael H. Perrott Notation for Mean,

More information

ECE 255, Frequency Response

ECE 255, Frequency Response ECE 255, Frequency Response 19 April 2018 1 Introduction In this lecture, we address the frequency response of amplifiers. This was touched upon briefly in our previous lecture in Section 7.5 of the textbook.

More information

Lecture 23 Frequency Response of Amplifiers (I) Common Source Amplifier. December 1, 2005

Lecture 23 Frequency Response of Amplifiers (I) Common Source Amplifier. December 1, 2005 6.02 Microelectronic Devices and Circuits Fall 2005 Lecture 23 Lecture 23 Frequency Response of Amplifiers (I) Common Source Amplifier December, 2005 Contents:. Introduction 2. Intrinsic frequency response

More information

GATE EE Topic wise Questions SIGNALS & SYSTEMS

GATE EE Topic wise Questions SIGNALS & SYSTEMS www.gatehelp.com GATE EE Topic wise Questions YEAR 010 ONE MARK Question. 1 For the system /( s + 1), the approximate time taken for a step response to reach 98% of the final value is (A) 1 s (B) s (C)

More information

Chapter 3. FET Amplifiers. Spring th Semester Mechatronics SZABIST, Karachi. Course Support

Chapter 3. FET Amplifiers. Spring th Semester Mechatronics SZABIST, Karachi. Course Support Chapter 3 Spring 2012 4 th Semester Mechatronics SZABIST, Karachi 2 Course Support humera.rafique@szabist.edu.pk Office: 100 Campus (404) Official: ZABdesk https://sites.google.com/site/zabistmechatronics/home/spring-2012/ecd

More information

Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models

Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models Outline Lowfrequency smallsignal equivalent circuit model Highfrequency smallsignal equivalent circuit model Reading Assignment: Howe and Sodini;

More information

University of Toronto. Final Exam

University of Toronto. Final Exam University of Toronto Final Exam Date - Dec 16, 013 Duration:.5 hrs ECE331 Electronic Circuits Lecturer - D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last

More information

Chapter 4 Field-Effect Transistors

Chapter 4 Field-Effect Transistors Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation

More information

An Integrated Overview of CAD/CAE Tools and Their Use on Nonlinear Network Design

An Integrated Overview of CAD/CAE Tools and Their Use on Nonlinear Network Design An Integrated Overview of CAD/CAE Tools and Their Use on Nonlinear Networ Design José Carlos Pedro and Nuno Borges Carvalho Telecommunications Institute University of Aveiro International Microwave Symposium

More information

EE 435. Lecture 3 Spring Design Space Exploration --with applications to single-stage amplifier design

EE 435. Lecture 3 Spring Design Space Exploration --with applications to single-stage amplifier design EE 435 Lecture 3 Spring 2016 Design Space Exploration --with applications to single-stage amplifier design 1 Review from last lecture: Single-ended Op Amp Inverting Amplifier V IN R 1 V 1 R 2 A V V OUT

More information

EECS 105: FALL 06 FINAL

EECS 105: FALL 06 FINAL University of California College of Engineering Department of Electrical Engineering and Computer Sciences Jan M. Rabaey TuTh 2-3:30 Wednesday December 13, 12:30-3:30pm EECS 105: FALL 06 FINAL NAME Last

More information

Lecture 6 Power Zhuo Feng. Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 2010

Lecture 6 Power Zhuo Feng. Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 2010 EE4800 CMOS Digital IC Design & Analysis Lecture 6 Power Zhuo Feng 6.1 Outline Power and Energy Dynamic Power Static Power 6.2 Power and Energy Power is drawn from a voltage source attached to the V DD

More information

Z - Transform. It offers the techniques for digital filter design and frequency analysis of digital signals.

Z - Transform. It offers the techniques for digital filter design and frequency analysis of digital signals. Z - Transform The z-transform is a very important tool in describing and analyzing digital systems. It offers the techniques for digital filter design and frequency analysis of digital signals. Definition

More information

Chapter 3 Convolution Representation

Chapter 3 Convolution Representation Chapter 3 Convolution Representation DT Unit-Impulse Response Consider the DT SISO system: xn [ ] System yn [ ] xn [ ] = δ[ n] If the input signal is and the system has no energy at n = 0, the output yn

More information

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences E. Alon Final EECS 240 Monday, May 19, 2008 SPRING 2008 You should write your results on the exam

More information

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012 /3/ 9 January 0 Study the linear model of MOS transistor around an operating point." MOS in saturation: V GS >V th and V S >V GS -V th " VGS vi - I d = I i d VS I d = µ n ( L V V γ Φ V Φ GS th0 F SB F

More information

EECS 141: FALL 05 MIDTERM 1

EECS 141: FALL 05 MIDTERM 1 University of California College of Engineering Department of Electrical Engineering and Computer Sciences D. Markovic TuTh 11-1:3 Thursday, October 6, 6:3-8:pm EECS 141: FALL 5 MIDTERM 1 NAME Last SOLUTION

More information

Lecture 320 Improved Open-Loop Comparators and Latches (3/28/10) Page 320-1

Lecture 320 Improved Open-Loop Comparators and Latches (3/28/10) Page 320-1 Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 321 LECTURE 32 IMPROVED OPENLOOP COMPARATORS AND LATCHES LECTURE ORGANIZATION Outline Autozeroing Hysteresis Simple es Summary CMOS Analog

More information

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN CMOS PROCESS CHARACTERIZATION VISHAL SAXENA VSAXENA@UIDAHO.EDU Vishal Saxena DESIGN PARAMETERS Analog circuit designers care about: Open-loop Gain: g m r o

More information

Electronic Circuits Summary

Electronic Circuits Summary Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent

More information

Volterra/Wiener Representation of Non-Linear Systems

Volterra/Wiener Representation of Non-Linear Systems Berkeley Volterra/Wiener Representation of Non-Linear Systems Prof. Ali M. U.C. Berkeley Copyright c 2014 by Ali M. Linear Input/Output Representation A linear (LTI) system is completely characterized

More information

Exact Analysis of a Common-Source MOSFET Amplifier

Exact Analysis of a Common-Source MOSFET Amplifier Exact Analysis of a Common-Source MOSFET Amplifier Consider the common-source MOSFET amplifier driven from signal source v s with Thévenin equivalent resistance R S and a load consisting of a parallel

More information

Self-heat Modeling of Multi-finger n-mosfets for RF-CMOS Applications

Self-heat Modeling of Multi-finger n-mosfets for RF-CMOS Applications Self-heat Modeling of Multi-finger n-mosfets for RF-CMOS Applications Hitoshi Aoki and Haruo Kobayashi Faculty of Science and Technology, Gunma University (RMO2D-3) Outline Research Background Purposes

More information

ECEN 326 Electronic Circuits

ECEN 326 Electronic Circuits ECEN 326 Electronic Circuits Frequency Response Dr. Aydın İlker Karşılayan Texas A&M University Department of Electrical and Computer Engineering High-Frequency Model BJT & MOS B or G r x C f C or D r

More information

3 rd -order Intercept Point

3 rd -order Intercept Point 1 3 rd -order Intercept Point Anuranjan Jha, Columbia Integrated Systems Lab, Department of Electrical Engineering, Columbia University, New York, NY Last Revised: September 12, 2006 These derivations

More information

Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University

Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University Common Drain Stage v gs v i - v o V DD v bs - v o R S Vv IN i v i G C gd C+C gd gb B&D v s vv OUT o + V S I B R L C L v gs - C

More information

CHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN. Hà Nội, 9/24/2012

CHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN. Hà Nội, 9/24/2012 1 CHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN Hà Nội, 9/24/2012 Chapter 3: MOSFET 2 Introduction Classifications JFET D-FET (Depletion MOS) MOSFET (Enhancement E-FET) DC biasing Small signal

More information

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti Inverter with active load It is the simplest gain stage. The dc gain is given by the slope of the transfer characteristics. Small signal analysis C = C gs + C gs,ov C 2 = C gd + C gd,ov + C 3 = C db +

More information

Low Noise Amplifiers. Prepared by: Heng Zhang. ECEN 665 (ESS) : RF Communication Circuits and Systems

Low Noise Amplifiers. Prepared by: Heng Zhang. ECEN 665 (ESS) : RF Communication Circuits and Systems ECEN 665 (ESS) : RF Communication Circuits and Systems Low Noise Amplifiers Prepared by: Heng Zhang Part of the material here provided is based on Dr. Chunyu Xin s and Dr. Xiaohua Fan s dissertation 1

More information

Design of Analog Integrated Circuits

Design of Analog Integrated Circuits Design of Analog Integrated Circuits Chapter 11: Introduction to Switched- Capacitor Circuits Textbook Chapter 13 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4

More information

Analysis and Design of Analog Integrated Circuits Lecture 14. Noise Spectral Analysis for Circuit Elements

Analysis and Design of Analog Integrated Circuits Lecture 14. Noise Spectral Analysis for Circuit Elements Analysis and Design of Analog Integrated Circuits Lecture 14 Noise Spectral Analysis for Circuit Elements Michael H. Perrott March 18, 01 Copyright 01 by Michael H. Perrott All rights reserved. Recall

More information

EE247 Lecture 16. Serial Charge Redistribution DAC

EE247 Lecture 16. Serial Charge Redistribution DAC EE47 Lecture 16 D/A Converters D/A examples Serial charge redistribution DAC Practical aspects of current-switch DACs Segmented current-switch DACs DAC self calibration techniques Current copiers Dynamic

More information

ECE 342 Electronic Circuits. 3. MOS Transistors

ECE 342 Electronic Circuits. 3. MOS Transistors ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to

More information

Lecture 5 Review Current Source Active Load Modified Large / Small Signal Models Channel Length Modulation

Lecture 5 Review Current Source Active Load Modified Large / Small Signal Models Channel Length Modulation Lecture 5 Review Current Source Active Load Modified Large / Small Signal Models Channel Length Modulation Text sec 1.2 pp. 28-32; sec 3.2 pp. 128-129 Current source Ideal goal Small signal model: Open

More information

EECS240 Spring Today s Lecture. Lecture 2: CMOS Technology and Passive Devices. Lingkai Kong EECS. EE240 CMOS Technology

EECS240 Spring Today s Lecture. Lecture 2: CMOS Technology and Passive Devices. Lingkai Kong EECS. EE240 CMOS Technology EECS240 Spring 2013 Lecture 2: CMOS Technology and Passive Devices Lingkai Kong EECS Today s Lecture EE240 CMOS Technology Passive devices Motivation Resistors Capacitors (Inductors) Next time: MOS transistor

More information

POWER SUPPLY INDUCED JITTER MODELING OF AN ON- CHIP LC OSCILLATOR. Shahriar Rokhsaz, Jinghui Lu, Brian Brunn

POWER SUPPLY INDUCED JITTER MODELING OF AN ON- CHIP LC OSCILLATOR. Shahriar Rokhsaz, Jinghui Lu, Brian Brunn POWER SUPPY INDUED JITTER MODEING OF AN ON- HIP OSIATOR Shahriar Rokhsaz, Jinghui u, Brian Brunn Rockethips Inc. (A Xilinx, Inc. Division) ABSTRAT This paper concentrates on developing a closed-form small

More information

ECE 546 Lecture 19 X Parameters

ECE 546 Lecture 19 X Parameters ECE 546 Lecture 19 X Parameters Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine 1 References [1] J J. Verspecht and D.

More information

LTI Systems (Continuous & Discrete) - Basics

LTI Systems (Continuous & Discrete) - Basics LTI Systems (Continuous & Discrete) - Basics 1. A system with an input x(t) and output y(t) is described by the relation: y(t) = t. x(t). This system is (a) linear and time-invariant (b) linear and time-varying

More information

Stability and Frequency Compensation

Stability and Frequency Compensation 類比電路設計 (3349) - 2004 Stability and Frequency ompensation hing-yuan Yang National hung-hsing University Department of Electrical Engineering Overview Reading B Razavi hapter 0 Introduction In this lecture,

More information

Advanced Analog Building Blocks. Prof. Dr. Peter Fischer, Dr. Wei Shen, Dr. Albert Comerma, Dr. Johannes Schemmel, etc

Advanced Analog Building Blocks. Prof. Dr. Peter Fischer, Dr. Wei Shen, Dr. Albert Comerma, Dr. Johannes Schemmel, etc Advanced Analog Building Blocks Prof. Dr. Peter Fischer, Dr. Wei Shen, Dr. Albert Comerma, Dr. Johannes Schemmel, etc 1 Topics 1. S domain and Laplace Transform Zeros and Poles 2. Basic and Advanced current

More information

EE100Su08 Lecture #9 (July 16 th 2008)

EE100Su08 Lecture #9 (July 16 th 2008) EE100Su08 Lecture #9 (July 16 th 2008) Outline HW #1s and Midterm #1 returned today Midterm #1 notes HW #1 and Midterm #1 regrade deadline: Wednesday, July 23 rd 2008, 5:00 pm PST. Procedure: HW #1: Bart

More information

Chapter 5 Frequency Domain Analysis of Systems

Chapter 5 Frequency Domain Analysis of Systems Chapter 5 Frequency Domain Analysis of Systems CT, LTI Systems Consider the following CT LTI system: xt () ht () yt () Assumption: the impulse response h(t) is absolutely integrable, i.e., ht ( ) dt< (this

More information

ECE 523/421 - Analog Electronics University of New Mexico Solutions Homework 3

ECE 523/421 - Analog Electronics University of New Mexico Solutions Homework 3 ECE 523/42 - Analog Electronics University of New Mexico Solutions Homework 3 Problem 7.90 Show that when ro is taken into account, the voltage gain of the source follower becomes G v v o v sig R L r o

More information

Lecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters

Lecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters Lecture 6, ATIK Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters What did we do last time? Switched capacitor circuits The basics Charge-redistribution analysis Nonidealties

More information

Therefore the new Fourier coefficients are. Module 2 : Signals in Frequency Domain Problem Set 2. Problem 1

Therefore the new Fourier coefficients are. Module 2 : Signals in Frequency Domain Problem Set 2. Problem 1 Module 2 : Signals in Frequency Domain Problem Set 2 Problem 1 Let be a periodic signal with fundamental period T and Fourier series coefficients. Derive the Fourier series coefficients of each of the

More information

Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models

Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models Lecture 1 MOSFET (III) MOSFET Equivalent Circuit Models Outline Lowfrequency smallsignal equivalent circuit model Highfrequency smallsignal equivalent circuit model Reading Assignment: Howe and Sodini;

More information

Homework Assignment 08

Homework Assignment 08 Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance

More information

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually

More information

Some of the different forms of a signal, obtained by transformations, are shown in the figure. jwt e z. jwt z e

Some of the different forms of a signal, obtained by transformations, are shown in the figure. jwt e z. jwt z e Transform methods Some of the different forms of a signal, obtained by transformations, are shown in the figure. X(s) X(t) L - L F - F jw s s jw X(jw) X*(t) F - F X*(jw) jwt e z jwt z e X(nT) Z - Z X(z)

More information

CMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators

CMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators IsLab Analog Integrated ircuit Design OMP-21 MOS omparators כ Kyungpook National University IsLab Analog Integrated ircuit Design OMP-1 omparators A comparator is used to detect whether a signal is greater

More information

Practice 3: Semiconductors

Practice 3: Semiconductors Practice 3: Semiconductors Digital Electronic Circuits Semester A 2012 VLSI Fabrication Process VLSI Very Large Scale Integration The ability to fabricate many devices on a single substrate within a given

More information

Lecture 3: CMOS Transistor Theory

Lecture 3: CMOS Transistor Theory Lecture 3: CMOS Transistor Theory Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V Characteristics Gate and Diffusion Capacitance 2 Introduction So far, we have treated transistors

More information

Accurate Estimating Simultaneous Switching Noises by Using Application Specific Device Modeling

Accurate Estimating Simultaneous Switching Noises by Using Application Specific Device Modeling Accurate Estimating Simultaneous Switching Noises by Using Application Specific Device Modeling Li Ding and Pinaki Mazumder Department of Electrical Engineering and Computer Science The University of Michigan,

More information

Piecewise Curvature-Corrected Bandgap Reference in 90 nm CMOS

Piecewise Curvature-Corrected Bandgap Reference in 90 nm CMOS IJSTE - International Journal of Science Technology & Engineering Volume 1 Issue 2 August 2014 ISSN(online) : 2349-784X Piecewise Curvature-Corrected Bandgap Reference in 90 nm CMOS P R Pournima M.Tech

More information

Investigation of the Thermal Noise of MOS Transistors under Analog and RF Operating Conditions

Investigation of the Thermal Noise of MOS Transistors under Analog and RF Operating Conditions Investigation of the Thermal Noise of MOS Transistors under Analog and RF Operating Conditions Ralf Brederlow 1, Georg Wenig 2, and Roland Thewes 1 1 Infineon Technologies, Corporate Research, 2 Technical

More information

Homework Assignment 09

Homework Assignment 09 Homework Assignment 09 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3-dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =

More information

EE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps

EE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps EE 435 ecture 2: Basic Op Amp Design - Single Stage ow Gain Op Amps 1 Review from last lecture: How does an amplifier differ from an operational amplifier?? Op Amp Amplifier Amplifier used in open-loop

More information

Frequency Response. Re ve jφ e jωt ( ) where v is the amplitude and φ is the phase of the sinusoidal signal v(t). ve jφ

Frequency Response. Re ve jφ e jωt ( ) where v is the amplitude and φ is the phase of the sinusoidal signal v(t). ve jφ 27 Frequency Response Before starting, review phasor analysis, Bode plots... Key concept: small-signal models for amplifiers are linear and therefore, cosines and sines are solutions of the linear differential

More information

Lecture 23 - Frequency Resp onse of Amplifiers (I) Common-Source Amplifier. May 6, 2003

Lecture 23 - Frequency Resp onse of Amplifiers (I) Common-Source Amplifier. May 6, 2003 6.0 Microelectronic Devices and Circuits Spring 003 Lecture 3 Lecture 3 Frequency Resp onse of Amplifiers (I) CommonSource Amplifier May 6, 003 Contents:. Intro duction. Intrinsic frequency resp onse of

More information

Accurate Fourier Analysis for Circuit Simulators

Accurate Fourier Analysis for Circuit Simulators Accurate Fourier Analysis for Circuit Simulators Kenneth S. Kundert Cadence Design Systems (Based on Presentation to CICC 94) Abstract A new approach to Fourier analysis within the context of circuit simulation

More information

Errata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg

Errata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg Errata 2 nd Ed. (5/22/2) Page Errata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg Page Errata 82 Line 4 after figure 3.2-3, CISW CJSW 88 Line between Eqs. (3.3-2)

More information

SWITCHED CAPACITOR AMPLIFIERS

SWITCHED CAPACITOR AMPLIFIERS SWITCHED CAPACITOR AMPLIFIERS AO 0V 4. AO 0V 4.2 i Q AO 0V 4.3 Q AO 0V 4.4 Q i AO 0V 4.5 AO 0V 4.6 i Q AO 0V 4.7 Q AO 0V 4.8 i Q AO 0V 4.9 Simple amplifier First approach: A 0 = infinite. C : V C = V s

More information

A Compact Analytical Modelling of the Electrical Characteristics of Submicron Channel MOSFETs

A Compact Analytical Modelling of the Electrical Characteristics of Submicron Channel MOSFETs ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 11, Number 4, 2008, 383 395 A Compact Analytical Modelling of the Electrical Characteristics of Submicron Channel MOSFETs Andrei SEVCENCO,

More information

Circle the one best answer for each question. Five points per question.

Circle the one best answer for each question. Five points per question. ID # NAME EE-255 EXAM 3 November 8, 2001 Instructor (circle one) Talavage Gray This exam consists of 16 multiple choice questions and one workout problem. Record all answers to the multiple choice questions

More information

Amplifiers, Source followers & Cascodes

Amplifiers, Source followers & Cascodes Amplifiers, Source followers & Cascodes Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 0-05 02 Operational amplifier Differential pair v- : B v + Current mirror

More information

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel

More information

Microelectronic Devices and Circuits Lecture 13 - Linear Equivalent Circuits - Outline Announcements Exam Two -

Microelectronic Devices and Circuits Lecture 13 - Linear Equivalent Circuits - Outline Announcements Exam Two - 6.012 Microelectronic Devices and Circuits Lecture 13 Linear Equivalent Circuits Outline Announcements Exam Two Coming next week, Nov. 5, 7:309:30 p.m. Review Subthreshold operation of MOSFETs Review Large

More information

Analysis of MOS Cross-Coupled LC-Tank Oscillators using Short-Channel Device Equations

Analysis of MOS Cross-Coupled LC-Tank Oscillators using Short-Channel Device Equations Analysis of MOS Cross-Coupled C-Tank Oscillators using Short-Channel Device Equations Makram M. Mansour Mohammad M. Mansour Amit Mehrotra Berkeley Design Automation American University of Beirut University

More information

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002 Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction

More information

Review of Linear Time-Invariant Network Analysis

Review of Linear Time-Invariant Network Analysis D1 APPENDIX D Review of Linear Time-Invariant Network Analysis Consider a network with input x(t) and output y(t) as shown in Figure D-1. If an input x 1 (t) produces an output y 1 (t), and an input x

More information

Microelectronics Main CMOS design rules & basic circuits

Microelectronics Main CMOS design rules & basic circuits GBM8320 Dispositifs médicaux intelligents Microelectronics Main CMOS design rules & basic circuits Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim mohamad.sawan@polymtl.ca M5418 6 & 7 September

More information

The Miller Approximation

The Miller Approximation The Miller Approximation The exact analysis is not particularly helpful for gaining insight into the frequency response... consider the effect of C µ on the input only I t C µ V t g m V t R'out = r o r

More information

LECTURE 130 COMPENSATION OF OP AMPS-II (READING: GHLM , AH )

LECTURE 130 COMPENSATION OF OP AMPS-II (READING: GHLM , AH ) Lecture 30 Compensation of Op AmpsII (/26/04) Page 30 LECTURE 30 COMPENSATION OF OP AMPSII (READING: GHLM 638652, AH 260269) INTRODUCTION The objective of this presentation is to continue the ideas of

More information

Lecture 24 Multistage Amplifiers (I) MULTISTAGE AMPLIFIER

Lecture 24 Multistage Amplifiers (I) MULTISTAGE AMPLIFIER Lecture 24 Multistage Amplifiers (I) MULTISTAGE AMPLIFIER Outline. Introduction 2. CMOS multi-stage voltage amplifier 3. BiCMOS multistage voltage amplifier 4. BiCMOS current buffer 5. Coupling amplifier

More information

The K-Input Floating-Gate MOS (FGMOS) Transistor

The K-Input Floating-Gate MOS (FGMOS) Transistor The K-Input Floating-Gate MOS (FGMOS) Transistor C 1 V D C 2 V D I V D I V S Q C 1 C 2 V S V K Q V K C K Layout V B V K C K Circuit Symbols V S Control Gate Floating Gate Interpoly Oxide Field Oxide Gate

More information

MOS Transistor Theory

MOS Transistor Theory CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS

More information

ECEN 610 Mixed-Signal Interfaces

ECEN 610 Mixed-Signal Interfaces ECEN 610 Mixed-Signal Interfaces Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 014 S. Hoyos-ECEN-610 1 Sample-and-Hold Spring 014 S. Hoyos-ECEN-610 ZOH vs. Track-and-Hold V(t)

More information

NONLINEAR TRAVELING-WAVE FIELD-EFFECT TRAN- SISTORS FOR MANAGING DISPERSION-FREE ENVE- LOPE PULSES

NONLINEAR TRAVELING-WAVE FIELD-EFFECT TRAN- SISTORS FOR MANAGING DISPERSION-FREE ENVE- LOPE PULSES Progress In Electromagnetics Research Letters, Vol. 23, 29 38, 2011 NONLINEAR TRAVELING-WAVE FIELD-EFFECT TRAN- SISTORS FOR MANAGING DISPERSION-FREE ENVE- LOPE PULSES K. Narahara Graduate School of Science

More information

(Refer Slide Time: 1:49)

(Refer Slide Time: 1:49) Analog Electronic Circuits Professor S. C. Dutta Roy Department of Electrical Engineering Indian Institute of Technology Delhi Lecture no 14 Module no 01 Midband analysis of FET Amplifiers (Refer Slide

More information

ECE 497 JS Lecture - 12 Device Technologies

ECE 497 JS Lecture - 12 Device Technologies ECE 497 JS Lecture - 12 Device Technologies Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 NMOS Transistor 2 ρ Source channel charge density

More information