EE 508 Lecture 31. Switched Current Filters
|
|
- Dylan Stephens
- 5 years ago
- Views:
Transcription
1 EE 508 Lecture 31 Switched Current Filters
2 Review from last time Current-Mode Filters I IN I 0 I 0 s+αi0 s I OUT T s 2 IOUT I 0 I 2 2 IN s + I0s+I 0 Basic Concepts of Benefits of Current-Mode Filters: Large voltage swings difficult to maintain in integrated processes because of linearity concerns Large voltage swings slow a circuit down because of time required to charge capacitors Voltage swings can be very small when currents change Current swings are not inherently limited in integrated circuits (only voltage swings) With low voltage swings, current-mode circuits should dissipate little power
3 Review from last time Cumulative Total Current-Mode Filters Number of Papers / / / / / / / / / /09 10 Years Steady growth in research in the area since 1990 and publication rate is growing with time!!
4 Review from last time Current-Mode Filters The Conventional Wisdom: Current-Mode circuits operate at higherfrequencies than voltage-mode counterparts Current-Mode circuits operate at lower supply voltages and lower power levels than voltagemode counterparts Current-Mode circuits are simpler than voltage-mode counterparts Current-Mode circuits offer better linearity than voltage-mode counterparts This represents four really significant benefits of current-mode circuits!
5 Review from last time Some Current-Mode Integrators OTA-C I IN C I OUT I IN C I OUT Noninverting gm I OUT= IIN Cs -gm I OUT= IIN Cs Inverting Summing inputs really easy to obtain Loss is easy to add Same component count as voltage-mode integrators Many argue that since only interested in currents, can operate at lower voltages and higher frequencies
6 Review from last time Current-Mode Two Integrator Loop I IN RQ C R C R A R A R R L I OUT CM Lossy Integrator CM Integrator CM Amplifier Straightforward implementation of the two-integrator loop Simple structure
7 Review from last time Current-Mode Two Integrator Loop An Observation: I IN RQ C R C RA RA R RL I OUT VM Integrator VM Amplifier I IN RQ C R C R A R A R R L VM Integrator VM Amplifier I OUT VM Integrator This circuit is identical to another one with two voltage-mode integrators and a voltage-mode amplifier!
8 Review from last time Observation Many papers have appeared that tout the performance advantages of current-mode circuits In all of the current-mode papers that this instructor has seen, no attempt is made to provide a quantitative comparison of the key performance features of current-mode circuits with voltage-mode counterparts All justifications of the advantages of the current-mode circuits this instructor has seen are based upon qualitative
9 Review from last time Observations (cont.) It appears easy to get papers published that have the term current-mode in the title Over 900 papers have been published in IEEE forums alone! Some of the current-mode filters published perform better than other voltage-mode filters that have been published We are still waiting for even one author to quantitatively show that current-mode filters offer even one of the claimed four advantages over their voltage-mode counterparts Will return to a discussion of Current-Mode filters later
10 Review from last time Switched-Current Filters Basic idea introduced by Hughes and Bird at ISCAS 1989 Technique introduced directly in the z-domain
11 Review from last time Switched-Current Filters Basic idea introduced by Hughes and Bird at ISCAS 1989 I IN V DD I OUT If Φ 1 is a periodic signal and if I IN is also appropriately clocked, the input/output currents of this circuit can be represented with the difference equation I nt = AI nt-t OUT IN φ 1 M 1 M 2 :A AI t for φ closed IN 1 I OUT= AI IN T SW for φ 1 open This switched mirror becomes a delay element Gain A is that of a current mirror A can be accurately controlled Circuit is small and very fast Concept can be extended to implement arbitrary difference equation Difference equation characterizes filter H(z) Need only current mirrors and switches Truly a current-mode circuit
12 Review from last time Switched-Current Filters Basic idea introduced by Hughes and Bird at ISCAS 1989 I nt = AI nt-t OUT IN V DD Cp is parasitic gate capacitance on M 2 I IN Very low power dissipation φ 1 M 1 M 2 :A I OUT Potential to operate at very low voltages Potential for accuracy of a SC circuit at both low and high frequencies but without the Op Amp and large C ratios Neither capacitor or resistor values needed to do filtering! A completely new approach to designing filters that offers potential for overcoming most of the problems plaguing filter designers for decades! Before developing Switch-Current concept, need to review background information in s to z domain transformations
13 s-domain to z-domain transformations Ts? Hz For a given T(s) would like to obtain a function H(z) or for a given H(z) would like to obtain a T(s) such that preserves the magnitude and phase response Mathematically, would like to obtain the relationship: Hz jωt T s s=jω z=e
14 s-domain to z-domain transformations Ts? Hz want: Hz jωt T s s=jω z=e equivalently, want: Hz st T s z=e But if this were to happen, T(s) would not be a rational fraction in s with real coeff. Thus, it is impossible to obtain this mapping between T(s) and H(z)
15 s-domain to z-domain transformations Ts? Hz goal: consider: Case Hz st T s z e st z=e If can t achieve this goal, would like to map imaginary axis to unit circle and map stable filters to stable filters st 1 z = e st i i0 i! 1 i z = st 1 st i0 i! z s = T Termed the Forward Euler transformation
16 s-domain to z-domain transformations Ts? Hz s = z T Forward Euler transformation Doesn t map imaginary axis in s-plane to unit circle in z-plane Doesn t guarantee stable filter will map to stable filter But mapping may give stable filter with good frequency response
17 s-domain to z-domain transformations Ts? Hz consider: z e st Case 2: z = e st 1 z 1 st st e 1 1-sT -st i i! i0 s = 1 z T z Termed the Backward Euler transformation
18 s-domain to z-domain transformations Ts? Hz s = 1 z T z Backward Euler transformation Doesn t map imaginary axis in s-plane to unit circle in z-plane Does guarantee stable filter will map to stable filter
19 s-domain to z-domain transformations Ts? Hz consider: z e st Case 3: z = e st solving for s, obtain 2 z s = T z 1 i T 1 T s 2 s T 1+s e 1 i0 i! 2 2 T i -s 2 T -s T 1 e 1 -s i0 i! 2 2 Termed the Bilinear z transformation
20 s-domain to z-domain transformations Ts? Hz 2 z s = T z 1 Bilinear z transformation Maps imaginary axis in s-plane to unit circle in z-plane (preserves shape, distorts frequency axis) Does guarantee stable filter will map to stable filter Bilinear z transformation is widely used
21 s-domain to z-domain transformations Ts? consider: z e st Hz Three Popular Transformations s = z T Forward Euler s = 1 - z Tz z s= Tz Backward Euler s= 1-z T s= 2 z T z 1 Bilinear z transform 2 1-z s= T 1+z
22 These transformations preserve order s-domain to z-domain transformations Ts? s = z T Three Popular Transformations Forward Euler 1 - z s = Tz Hz z s= Tz Backward Euler s= 1-z T s= 2 z T z 1 Bilinear z transform 2 1-z s= T 1+z Transformations of standard approximations in s-domain are the corresponding transformations in the z-domain Transformations are not unique Transformations cause warping of the imaginary axis and may cause change in basic shape Transformations do not necessarily guarantee stability
23 s = z T Ts? Hz Forward Euler Three Popular Transformations z-domain integrators 1 - z s = Tz 0 Ts = I s H z = Some z-domain integrators TI0 z I0Tz z TI0 z 1 2 z Forward Euler Backward Euler Bilinear z z s= Tz Backward Euler 1-z s= T s= 2 z T z 1 Bilinear z transform 2 1-z s= T 1+z Corresponding difference equations: V nt+t TI V nt V nt Forward Euler OUT 0 IN OUT V nt+t I TV nt+t +V nt Backward Euler OUT 0 IN OUT TI0 VOUT nt+t VIN nt+t VIN nt +VOUT nt Bilinear z 2
24 z-domain lossy integrators Ts Some z-domain lossy integrators? z s = T Hz Forward Euler z s= Tz Backward Euler Three Popular Transformations 1 - z s = Tz 1-z s= T 0 Ts = I s+ H z = TI 0 z + T I0Tz z1+ T TI 0 z 1 2 T T z Forward Euler Backward Euler Bilinear z s= 2 z T z 1 Bilinear z transform 2 1-z s= T 1+z Corresponding difference equations: OUT 0 IN 1 OUT 1 V nt+t TI V nt T V nt Forward Euler T V nt+t I TV nt+t +V nt Backward Euler OUT 0 IN OUT T TI0 T 1 VOUT nt+t VIN nt+t VIN nt + 1 VOUT nt Bilinear z 2 2 2
25 z-domain lossy integrators Ts Some z-domain lossy integrators? Hz 0 Ts = I s+ Functional Form TI0 G z + T z -H Forward Euler I0Tz Gz Hz = z1+ T zh - 1 TI 0 z1 z1 G 2 T T z -H z Backward Euler Bilinear z Corresponding difference equations: V nt+t GV nt HV nt Forward Euler OUT IN OUT HV nt+t GV nt+t +V nt Backward Euler OUT IN OUT V nt+t G V nt+t V nt +HV nt Bilinear z OUT IN IN OUT
26 Consider this circuit Switched-Current Integrator V DD I IN1 I B1 :B :A M 3 φ 2 M 4 M 5 I IN2 φ 1 I OUT M 1 M 2 :1 I B2 I B3 φ 1 Clocks complimentary, nonoverlapping Phase not critical φ 2 nt T (n+1)t Assume inputs change only during phase Φ 2 (may be outputs from other like stages)
27 Switched-Current Integrator V DD i IN1 I B1 :B :A M 3 φ i 2 3 M 4 M 5 i IN2 i 1 φ 1 M 1 M 2 I OUT :1 I B2 I B3 Consider Φ 1 closed, Φ 2 open (nt-t < t < nt-t/2) i1 t = Bi3 nt-t + iin2 t Since current does not change during this interval i1 nt-t = Bi3 nt-t + iin2 nt-t
28 Switched-Current Integrator V DD i IN1 I B1 :B :A M 3 i 3 φ 2 M 4 M 5 i IN2 i 1 φ 1 M 1 M 2 i 2 i OUT :1 I B2 I B3 Consider Φ 2 closed, Φ 1 open (nt-t/2 < t < nt) i2t = i1nt-t i2 t = i3 t + iin1 t iout t = Ai3 t i1 nt-t = Bi3 nt-t + iin2 nt-t (from first phase) 1 B i t + i t = i nt-t + i nt-t A OUT IN1 OUT IN2 A
29 Switched-Current Integrator V DD i IN1 I B1 :B :A M 3 i 3 φ 2 M 4 M 5 i IN2 i 1 φ 1 M 1 M 2 i 2 i OUT :1 I B2 I B3 Consider Φ 2 closed, Φ 1 open (nt-t/2 < t < nt) 1 B iout t + iin1 t = iout nt-t + iin2 nt-t A A Evaluating at t=nt, we have 1 B iout nt + iin1 nt = iout nt-t + iin2 nt-t A A Taking z-transform, obtain Az A IOUT z = I 1 IN2 z - I 1 IN1 z 1Bz 1Bz
30 Switched-Current Integrator i IN1 i IN2 I B1 i 1 φ 1 M 1 M 2 :1 V DD M 3 i 3 φ 2 M 4 M 5 i 2 I B2 :B :A i OUT I B3 H z = Recall lossy integrators: Gz 1 -Hz G 1 - Hz 1 + z G 1 -Hz Forward Euler Backward Euler Bilinear z Az A IOUT z = I 1 IN2 z - I 1 IN1 z 1Bz 1Bz For H=1 becomes lossless If I IN1 =0, becomes Forward Euler integrator If I N2 =0, becomes Backward Euler integrator If I N1 = - I IN2, becomes Bilinear Integrator
31 Switched-Current Integrator V DD i IN1 I B1 N 2 :B :A M 3 i 3 φ 2 M 4 M 5 N 1 i IN2 i 1 φ 1 M 1 M 2 i 2 i OUT :1 I B2 I B3 Az A IOUT z = I 1 IN2 z - I 1 IN1 z 1Bz 1Bz Summing inputs can be provided by summing currents on N 1 or N 2 or both Multiple outputs can be provided by adding outputs to upper mirror Amount of loss determined by mirror gain B
32 Switched-Current Integrator Sensitivity Analysis V DD i IN1 I B1 N 2 :B :A M 3 i 3 φ 2 M 4 M 5 N 1 i IN2 i 1 φ 1 i 2 i OUT M 1 M 2 :1 I B2 I B3 Consider Forward Euler Az IOUT z = I 1 IN2 z 1 Bz A 1-B I 0= = T T S I 0 = 1 A S B -B = 1-B TI0 Hz = z + T For low loss integrator (e.g. ideal integrator), the sensitivity of α is very large!
33 Switched-Current Integrator Sensitivity Analysis V DD i IN1 I B1 N 2 :B :A M 3 i 3 φ 2 M 4 M 5 N 1 i IN2 i 1 φ 1 i 2 i OUT M 1 M 2 :1 I B2 I B3 Consider Bilinear z z 1 IOUT z = A I 1 IN z 1 Bz B I 0= A T 1+B T 1+B S -B = 1-B 1+B S I 0 = 1 B A For low loss integrator (e.g. ideal integrator), the sensitivity of α is very large! H z = TI0 2 z 1 T T z What about the sensitivity to the gain of the lower current mirror?
34 Switched-Current Integrator V DD Define A 1 to be the gain of the lower mirror Sensitivity to A 1? i IN1 I B1 :B :A M 3 i 3 φ 2 M 4 M 5 i IN2 i 1 φ 1 M 1 M 2 i 2 i OUT :1 I B2 I B3 Consider Φ 2 closed, Φ 1 open (nt-t/2 < t < nt) i2t = A1 i1nt-t i2 t = i3 t + iin1 t iout t = Ai3 t i1 nt-t = Bi3 nt-t + iin2 nt-t (from first phase) 1 A1B i t + i t = i nt-t + A i nt-t A OUT IN1 OUT A 1 IN2
35 Switched-Current Integrator V DD Define A 1 to be the gain of the lower mirror Sensitivity to A 1? i IN1 i IN2 I B1 i 1 φ 1 M 1 M 2 :1 M 3 i 3 φ 2 M 4 M 5 i 2 I B2 :B :A i OUT I B3 1 A B i nt + i nt = i nt-t + i A A 1 A nt-t OUT IN1 OUT 1 IN2 Taking z-transform, obtain A1Az A IOUT z = I 1 IN2 z - I 1 IN1 z 1BA1z 1BA1z Consider Forward Euler -BA 1-BA 1 S 1 = B = S A T 1-BA 1 1 -BA = 1-BA Sensitivity to A 1 is also large for low-loss or lossless integrator 1 1
36
EE 508 Lecture 24. Sensitivity Functions - Predistortion and Calibration
EE 508 Lecture 24 Sensitivity Functions - Predistortion and Calibration Review from last time Sensitivity Comparisons Consider 5 second-order lowpass filters (all can realize same T(s) within a gain factor)
More informationSwitched Capacitor Circuits II. Dr. Paul Hasler Georgia Institute of Technology
Switched Capacitor Circuits II Dr. Paul Hasler Georgia Institute of Technology Basic Switch-Cap Integrator = [n-1] - ( / ) H(jω) = - ( / ) 1 1 - e -jωt ~ - ( / ) / jωt (z) - z -1 1 (z) = H(z) = - ( / )
More informationSwitched-Capacitor Circuits David Johns and Ken Martin University of Toronto
Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually
More informationConventional Wisdom Benefits and Consequences of Annealing Understanding of Engineering Principles
EE 508 Lecture 41 Conventional Wisdom Benefits and Consequences of Annealing Understanding of Engineering Principles by Randy Geiger Iowa State University Review from last lecture Conventional Wisdom:
More informationEE 435 Lecture 44. Switched-Capacitor Amplifiers Other Integrated Filters
EE 435 Lecture 44 Switched-Capacitor Amplifiers Other Integrated Filters Switched-Capacitor Amplifiers Noninverting Amplifier Inverting Amplifier C A V = C C A V = - C Accurate control of gain is possible
More informationEE 508 Lecture 22. Sensitivity Functions - Comparison of Circuits - Predistortion and Calibration
EE 58 Lecture Sensitivity Functions - Comparison of Circuits - Predistortion and Calibration Review from last time Sensitivity Comparisons Consider 5 second-order lowpass filters (all can realize same
More informationLecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters
Lecture 6, ATIK Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters What did we do last time? Switched capacitor circuits The basics Charge-redistribution analysis Nonidealties
More informationLecture 7, ATIK. Continuous-time filters 2 Discrete-time filters
Lecture 7, ATIK Continuous-time filters 2 Discrete-time filters What did we do last time? Switched capacitor circuits with nonideal effects in mind What should we look out for? What is the impact on system
More informationEE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps
EE 435 ecture 2: Basic Op mp Design - Single Stage ow Gain Op mps 1 Review from last lecture: How does an amplifier differ from an operational amplifier?? Op mp mplifier mplifier used in open-loop applications
More informationE40M. Op Amps. M. Horowitz, J. Plummer, R. Howe 1
E40M Op Amps M. Horowitz, J. Plummer, R. Howe 1 Reading A&L: Chapter 15, pp. 863-866. Reader, Chapter 8 Noninverting Amp http://www.electronics-tutorials.ws/opamp/opamp_3.html Inverting Amp http://www.electronics-tutorials.ws/opamp/opamp_2.html
More informationLecture 37: Frequency response. Context
EECS 05 Spring 004, Lecture 37 Lecture 37: Frequency response Prof J. S. Smith EECS 05 Spring 004, Lecture 37 Context We will figure out more of the design parameters for the amplifier we looked at in
More informationSample-and-Holds David Johns and Ken Martin University of Toronto
Sample-and-Holds David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 18 Sample-and-Hold Circuits Also called track-and-hold circuits Often needed in A/D converters
More informationEE 330 Lecture 6. Improved Switch-Level Model Propagation Delay Stick Diagrams Technology Files
EE 330 Lecture 6 Improved witch-level Model Propagation elay tick iagrams Technology Files Review from Last Time MO Transistor Qualitative iscussion of n-channel Operation Bulk ource Gate rain rain G Gate
More informationAppendix A Butterworth Filtering Transfer Function
Appendix A Butterworth Filtering Transfer Function A.1 Continuous-Time Low-Pass Butterworth Transfer Function In order to obtain the values for the components in a filter, using the circuits transfer function,
More informationInput and Output Impedances with Feedback
EE 3 Lecture Basic Feedback Configurations Generalized Feedback Schemes Integrators Differentiators First-order active filters Second-order active filters Review from Last Time Input and Output Impedances
More informationEE 434 Lecture 33. Logic Design
EE 434 Lecture 33 Logic Design Review from last time: Ask the inverter how it will interpret logic levels V IN V OUT V H =? V L =? V LARGE V H V L V H Review from last time: The two-inverter loop X Y X
More informationEE 508 Lecture 29. Integrator Design. Metrics for comparing integrators Current-Mode Integrators
EE 508 Lecture 29 Integrator Design Metrics for comparing integrators urrent-mode Integrators eview from last time nti-aliasing filter often required to limit frequency content at input to S filters ontinuous-time
More informationStart with the transfer function for a second-order high-pass. s 2. ω o. Q P s + ω2 o. = G o V i
aaac3xicbzfna9taeizxatkk7kec9tilqck4jbg5fjpca4ew0kmpdsrxwhlvxokl7titrirg69lr67s/robll64wmkna5jenndmvjstzyib9pfjntva/vzu6dzsnhj5/sdfefxhmvawzjpotsxeiliemxiucjpogkkybit3x5atow5w8xfugs5qmksecubqo7krlsfhkzsagxr4jne8wehaaxjqy4qq2svvl5el5qai2v9hy5tnxwb0om8igbiqfhhqhkoulcfs2zczhp26lwm7ph/hehffsbu90syo3hcmwvyxpawjtfbjpkm/wlbnximooweuygmsivnygqlpcmywvfppvrewjl3yqxti9gr6e2kgqbgrnlizqyuf2btqd/vgmo8cms4dllesrrdopz4ahyqjf7c66bovhzqznm9l89tqb2smixsxzk3tsdtnat4iaxnkk5bfcbn6iphqywpvxwtypgvnhtsvux234v77/ncudz9leyj84wplgvm7hrmk4ofi7ynw8edpwl7zt62o9klz8kl0idd8pqckq9krmaekz/kt7plbluf3a/un/d7ko6bc0zshbujz6huqq
More informationEE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps
EE 435 ecture 2: Basic Op Amp Design - Single Stage ow Gain Op Amps 1 Review from last lecture: How does an amplifier differ from an operational amplifier?? Op Amp Amplifier Amplifier used in open-loop
More informationSwitched Capacitor Circuits I. Prof. Paul Hasler Georgia Institute of Technology
Switched Capacitor Circuits I Prof. Paul Hasler Georgia Institute of Technology Switched Capacitor Circuits Making a resistor using a capacitor and switches; therefore resistance is set by a digital clock
More informationBandwidth of op amps. R 1 R 2 1 k! 250 k!
Bandwidth of op amps An experiment - connect a simple non-inverting op amp and measure the frequency response. From the ideal op amp model, we expect the amp to work at any frequency. Is that what happens?
More informationProf. D. Manstretta LEZIONI DI FILTRI ANALOGICI. Danilo Manstretta AA
AA-3 LEZIONI DI FILTI ANALOGICI Danilo Manstretta AA -3 AA-3 High Order OA-C Filters H() s a s... a s a s a n s b s b s b s b n n n n... The goal of this lecture is to learn how to design high order OA-C
More informationGeorgia Institute of Technology School of Electrical and Computer Engineering. Midterm-1 Exam (Solution)
Georgia Institute of Technology School of Electrical and Computer Engineering Midterm-1 Exam (Solution) ECE-6414 Spring 2012 Friday, Feb. 17, 2012 Duration: 50min First name Solutions Last name Solutions
More informationEE 435. Lecture 3 Spring Design Space Exploration --with applications to single-stage amplifier design
EE 435 Lecture 3 Spring 2016 Design Space Exploration --with applications to single-stage amplifier design 1 Review from last lecture: Single-ended Op Amp Inverting Amplifier V IN R 1 V 1 R 2 A V V OUT
More informationEE 508 Lecture 4. Filter Concepts/Terminology Basic Properties of Electrical Circuits
EE 58 Lecture 4 Filter Concepts/Terminology Basic Properties of Electrical Circuits Review from Last Time Filter Design Process Establish Specifications - possibly T D (s) or H D (z) - magnitude and phase
More informationEE 330. Lecture 35. Parasitic Capacitances in MOS Devices
EE 330 Lecture 35 Parasitic Capacitances in MOS Devices Exam 2 Wed Oct 24 Exam 3 Friday Nov 16 Review from Last Lecture Cascode Configuration Discuss V CC gm1 gm1 I B VCC V OUT g02 g01 A - β β VXX Q 2
More informationDesign of Analog Integrated Circuits
Design of Analog Integrated Circuits Chapter 11: Introduction to Switched- Capacitor Circuits Textbook Chapter 13 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4
More informationDiscrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2)
Discrete Time Signals and Switched Capacitor Circuits (rest of chapter 9 + 0., 0.2) Tuesday 6th of February, 200, 9:5 :45 Snorre Aunet, sa@ifi.uio.no Nanoelectronics Group, Dept. of Informatics Office
More informationEE 330 Lecture 22. Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits
EE 330 Lecture 22 Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits Exam 2 Friday March 9 Exam 3 Friday April 13 Review Session for Exam 2: 6:00
More informationEE 505. Lecture 27. ADC Design Pipeline
EE 505 Lecture 7 AD Design Pipeline Review Sampling Noise V n5 R S5 dv REF V n4 R S4 V ns V ns β= + If the ON impedance of the switches is small and it is assumed that = =, it can be shown that Vˆ IN-RMS
More informationAdvanced Current Mirrors and Opamps
Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------
More informationDiscrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2)
Discrete Time Signals and Switched Capacitor Circuits (rest of chapter 9 + 10.1, 10.2) Tuesday 16th of February, 2010, 0, 9:15 11:45 Snorre Aunet, sa@ifi.uio.no Nanoelectronics Group, Dept. of Informatics
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 3: Sample and Hold Circuits Switched Capacitor Circuits Circuits and Systems Sampling Signal Processing Sample and Hold Analogue Circuits Switched Capacitor
More informationLecture 10, ATIK. Data converters 3
Lecture, ATIK Data converters 3 What did we do last time? A quick glance at sigma-delta modulators Understanding how the noise is shaped to higher frequencies DACs A case study of the current-steering
More informationLecture 4: Feedback and Op-Amps
Lecture 4: Feedback and Op-Amps Last time, we discussed using transistors in small-signal amplifiers If we want a large signal, we d need to chain several of these small amplifiers together There s a problem,
More informationESE319 Introduction to Microelectronics. Output Stages
Output Stages Power amplifier classification Class A amplifier circuits Class A Power conversion efficiency Class B amplifier circuits Class B Power conversion efficiency Class AB amplifier circuits Class
More informationThe equivalent model of a certain op amp is shown in the figure given below, where R 1 = 2.8 MΩ, R 2 = 39 Ω, and A =
The equivalent model of a certain op amp is shown in the figure given below, where R 1 = 2.8 MΩ, R 2 = 39 Ω, and A = 10 10 4. Section Break Difficulty: Easy Learning Objective: Understand how real operational
More informationDepartment of Electrical Engineering and Computer Sciences University of California, Berkeley. Final Exam Solutions
Electrical Engineering 42/00 Summer 202 Instructor: Tony Dear Department of Electrical Engineering and omputer Sciences University of alifornia, Berkeley Final Exam Solutions. Diodes Have apacitance?!?!
More informationChapter 2 Switched-Capacitor Circuits
Chapter 2 Switched-Capacitor Circuits Abstract his chapter introduces SC circuits. A brief description is given for the main building blocks of a SC filter (operational amplifiers, switches, capacitors,
More informationDESIGN OF CMOS ANALOG INTEGRATED CIRCUITS
DESIGN OF CMOS ANALOG INTEGRATED CIRCUITS Franco Maloberti Integrated Microsistems Laboratory University of Pavia Continuous Time and Switched Capacitor Filters F. Maloberti: Design of CMOS Analog Integrated
More informationEXAMPLE DESIGN PART 2
ECE37 Advanced Analog Circuits Lecture 4 EXAMPLE DESIGN PART 2 Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog
More informationEE100Su08 Lecture #9 (July 16 th 2008)
EE100Su08 Lecture #9 (July 16 th 2008) Outline HW #1s and Midterm #1 returned today Midterm #1 notes HW #1 and Midterm #1 regrade deadline: Wednesday, July 23 rd 2008, 5:00 pm PST. Procedure: HW #1: Bart
More informationLecture 320 Improved Open-Loop Comparators and Latches (3/28/10) Page 320-1
Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 321 LECTURE 32 IMPROVED OPENLOOP COMPARATORS AND LATCHES LECTURE ORGANIZATION Outline Autozeroing Hysteresis Simple es Summary CMOS Analog
More informationRecall the essence of data transmission: How Computers Work Lecture 11
Recall the essence of data transmission: How Computers Work Lecture 11 Q: What form does information take during transmission? Introduction to the Physics of Computation A: Energy Energy How Computers
More informationLECTURE 130 COMPENSATION OF OP AMPS-II (READING: GHLM , AH )
Lecture 30 Compensation of Op AmpsII (/26/04) Page 30 LECTURE 30 COMPENSATION OF OP AMPSII (READING: GHLM 638652, AH 260269) INTRODUCTION The objective of this presentation is to continue the ideas of
More informationStability and Frequency Compensation
類比電路設計 (3349) - 2004 Stability and Frequency ompensation hing-yuan Yang National hung-hsing University Department of Electrical Engineering Overview Reading B Razavi hapter 0 Introduction In this lecture,
More informationSwitched Capacitor: Sampled Data Systems
Switched Capacitor: Sampled Data Systems Basic switched capacitor theory How has Anadigm utilised this. Theory-Basic SC and Anadigm-1 Resistor & Charge Relationship I + V - I Resistance is defined in terms
More information1 Introduction 1. 2 Elements of filter design 2. 3 FPAA technology Capacitor bank diagram Switch technology... 6
MS Thesis of hristian Birk Application and Evaluation of FPAA Table of contents 1 Introduction 1 Elements of filter design 3 FPAA technology 4 3.1 apacitor bank diagram... 5 3. Switch technology... 6 4
More informationPHYS225 Lecture 9. Electronic Circuits
PHYS225 Lecture 9 Electronic Circuits Last lecture Field Effect Transistors Voltage controlled resistor Various FET circuits Switch Source follower Current source Similar to BJT Draws no input current
More informationPhysics 102: Lecture 05 Circuits and Ohm s Law
Physics 102: Lecture 05 Circuits and Ohm s Law Physics 102: Lecture 5, Slide 1 Summary of Last Time Capacitors Physical C = ke 0 A/d C=Q/V Series 1/C eq = 1/C 1 + 1/C 2 Parallel C eq = C 1 + C 2 Energy
More informationCARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130
ALETON UNIVESITY FINAL EXAMINATION December 005 DUATION 3 HOUS No. of Students 130 Department Name & ourse Number: Electronics ELE 3509 ourse Instructor(s): Prof. John W. M. ogers and alvin Plett AUTHOIZED
More informationEEE598D: Analog Filter & Signal Processing Circuits
EEE598D: Analog Filter & Signal Processing Circuits Instructor: Dr. Hongjiang Song Department of Electrical Engineering Arizona State University Thursday January 24, 2002 Today: Active RC & MOS-C Circuits
More informationElectronic Circuits Summary
Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent
More informationUNIT - III PART A. 2. Mention any two techniques for digitizing the transfer function of an analog filter?
UNIT - III PART A. Mention the important features of the IIR filters? i) The physically realizable IIR filters does not have linear phase. ii) The IIR filter specification includes the desired characteristics
More information388 Facta Universitatis ser.: Elec. and Energ. vol. 14, No. 3, Dec A 0. The input-referred op. amp. offset voltage V os introduces an output off
FACTA UNIVERSITATIS (NI»S) Series: Electronics and Energetics vol. 14, No. 3, December 2001, 387-397 A COMPARATIVE STUDY OF TWO SECOND-ORDER SWITCHED-CAPACITOR BALANCED ALL-PASS NETWORKS WITH DIFFERENT
More informationEE115C Digital Electronic Circuits Homework #4
EE115 Digital Electronic ircuits Homework #4 Problem 1 Power Dissipation Solution Vdd =1.0V onsider the source follower circuit used to drive a load L =20fF shown above. M1 and M2 are both NMOS transistors
More informationEXAMPLE DESIGN PART 2
ECE37 Advanced Analog Circuits Lecture 3 EXAMPLE DESIGN PART 2 Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog
More informationOperational Amplifiers
Operational Amplifiers A Linear IC circuit Operational Amplifier (op-amp) An op-amp is a high-gain amplifier that has high input impedance and low output impedance. An ideal op-amp has infinite gain and
More informationLast Lecture. Power Dissipation CMOS Scaling. EECS 141 S02 Lecture 8
EECS 141 S02 Lecture 8 Power Dissipation CMOS Scaling Last Lecture CMOS Inverter loading Switching Performance Evaluation Design optimization Inverter Sizing 1 Today CMOS Inverter power dissipation» Dynamic»
More informationHomework Assignment 08
Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance
More informationDiscrete-Time Filter (Switched-Capacitor Filter) IC Lab
Discreteime Filter (Switchedapacitor Filter) I Lab Discreteime Filters AntiAliasing Filter & Smoothing Filter f pass f stop A attenuation FIR Filters f max Windowing (Kaiser), Optimization 0 f s f max
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 15: March 15, 2018 Euler Paths, Energy Basics and Optimization Midterm! Midterm " Mean: 89.7 " Standard Dev: 8.12 2 Lecture Outline! Euler
More information0 t < 0 1 t 1. u(t) =
A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 13 p. 22/33 Step Response A unit step function is described by u(t) = ( 0 t < 0 1 t 1 While the waveform has an artificial jump (difficult
More informationEE 330 Lecture 31. Current Source Biasing Current Sources and Mirrors
EE 330 Lecture 31 urrent Source Biasing urrent Sources and Mirrors eview from Last Lecture Basic mplifier Gain Table DD DD DD DD in B E out in B E out E B BB in E out in B E E out in 2 D Q EE SS E/S /D
More informationDesigning Information Devices and Systems I Spring 2018 Lecture Notes Note 20
EECS 16A Designing Information Devices and Systems I Spring 2018 Lecture Notes Note 20 Design Example Continued Continuing our analysis for countdown timer circuit. We know for a capacitor C: I = C dv
More informationExact Analysis of a Common-Source MOSFET Amplifier
Exact Analysis of a Common-Source MOSFET Amplifier Consider the common-source MOSFET amplifier driven from signal source v s with Thévenin equivalent resistance R S and a load consisting of a parallel
More informationTopic 4. The CMOS Inverter
Topic 4 The CMOS Inverter Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk Topic 4-1 Noise in Digital Integrated
More informationLecture 8 - IIR Filters (II)
Lecture 8 - IIR Filters (II) James Barnes (James.Barnes@colostate.edu) Spring 2009 Colorado State University Dept of Electrical and Computer Engineering ECE423 1 / 27 Lecture 8 Outline Introduction Digital
More informationSwitched Capacitor Filters (SCF)
Switched apacitor Filters SF) Passive Filters omponents are R, L, Big, Heavy, discrete Inductors are limited in quality Designed in sdomain Active R filters omponents are Opamps, OTAs, R s and s an be
More informationTransmission lines. Shouri Chatterjee. October 22, 2014
Transmission lines Shouri Chatterjee October 22, 2014 The transmission line is a very commonly used distributed circuit: a pair of wires. Unfortunately, a pair of wires used to apply a time-varying voltage,
More informationCMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators
IsLab Analog Integrated ircuit Design OMP-21 MOS omparators כ Kyungpook National University IsLab Analog Integrated ircuit Design OMP-1 omparators A comparator is used to detect whether a signal is greater
More informationDesigning Information Devices and Systems I Fall 2018 Lecture Notes Note Introduction: Op-amps in Negative Feedback
EECS 16A Designing Information Devices and Systems I Fall 2018 Lecture Notes Note 18 18.1 Introduction: Op-amps in Negative Feedback In the last note, we saw that can use an op-amp as a comparator. However,
More informationAnalog Integrated Circuit Design Prof. Nagendra Krishnapura Department of Electrical Engineering Indian Institute of Technology, Madras
Analog Integrated Circuit Design Prof. Nagendra Krishnapura Department of Electrical Engineering Indian Institute of Technology, Madras Lecture No - 42 Fully Differential Single Stage Opamp Hello and welcome
More informationProblem Set 4 Solutions
University of California, Berkeley Spring 212 EE 42/1 Prof. A. Niknejad Problem Set 4 Solutions Please note that these are merely suggested solutions. Many of these problems can be approached in different
More informationE40M Review - Part 1
E40M Review Part 1 Topics in Part 1 (Today): KCL, KVL, Power Devices: V and I sources, R Nodal Analysis. Superposition Devices: Diodes, C, L Time Domain Diode, C, L Circuits Topics in Part 2 (Wed): MOSFETs,
More informationMidterm. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. Pass Transistor Logic. Restore Output.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 16: March 21, 2017 Transmission Gates, Euler Paths, Energy Basics Review Midterm! Midterm " Mean: 79.5 " Standard Dev: 14.5 2 Lecture Outline!
More informationPipelined multi step A/D converters
Department of Electrical Engineering Indian Institute of Technology, Madras Chennai, 600036, India 04 Nov 2006 Motivation for multi step A/D conversion Flash converters: Area and power consumption increase
More informationFirst-order transient
EIE209 Basic Electronics First-order transient Contents Inductor and capacitor Simple RC and RL circuits Transient solutions Constitutive relation An electrical element is defined by its relationship between
More informationLecture 4, Noise. Noise and distortion
Lecture 4, Noise Noise and distortion What did we do last time? Operational amplifiers Circuit-level aspects Simulation aspects Some terminology Some practical concerns Limited current Limited bandwidth
More informationFig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)
1 Introduction to Transistor-Level Logic Circuits 1 By Prawat Nagvajara At the transistor level of logic circuits, transistors operate as switches with the logic variables controlling the open or closed
More informationHeap Charge Pump Optimisation by a Tapered Architecture
R. Arona, E. Bonizzoni, F. Maloberti, G. Torelli: "Heap Charge Pump Optimisation by a Tapered Architecture"; Proc. of the IEEE International Symposium on Circuits and Systems, ISCAS 2005, Kobe, 23-26 May,
More informationResonant Matching Networks
Chapter 1 Resonant Matching Networks 1.1 Introduction Frequently power from a linear source has to be transferred into a load. If the load impedance may be adjusted, the maximum power theorem states that
More informationSchedule. ECEN 301 Discussion #20 Exam 2 Review 1. Lab Due date. Title Chapters HW Due date. Date Day Class No. 10 Nov Mon 20 Exam Review.
Schedule Date Day lass No. 0 Nov Mon 0 Exam Review Nov Tue Title hapters HW Due date Nov Wed Boolean Algebra 3. 3.3 ab Due date AB 7 Exam EXAM 3 Nov Thu 4 Nov Fri Recitation 5 Nov Sat 6 Nov Sun 7 Nov Mon
More informationENGR4300 Fall 2005 Test 3S. Name solution. Section. Question 1 (25 points) Question 2 (25 points) Question 3 (25 points) Question 4 (25 points)
ENGR400 Test S Fall 005 ENGR400 Fall 005 Test S Name solution Section uestion (5 points) uestion (5 points) uestion (5 points) uestion 4 (5 points) Total (00 points): Please do not write on the crib sheets.
More informationFEEDBACK AND STABILITY
FEEDBCK ND STBILITY THE NEGTIVE-FEEDBCK LOOP x IN X OUT x S + x IN x OUT Σ Signal source _ β Open loop Closed loop x F Feedback network Output x S input signal x OUT x IN x F feedback signal x IN x S x
More informationNonlinear Op-amp Circuits
deba21pratim@gmail.com Electronic Systems Group Department of Electrical Engineering IIT Bombay May 3, 2013 Overview of op-amp operating regions Linear Region Occurs when the op-amp output is stable i.e.
More informationLecture 120 Filters and Charge Pumps (6/9/03) Page 120-1
Lecture 120 Filters and Charge Pumps (6/9/03) Page 1201 LECTURE 120 FILTERS AND CHARGE PUMPS (READING: [4,6,9,10]) Objective The objective of this presentation is examine the circuits aspects of loop filters
More informationLecture 8 - IIR Filters (II)
Lecture 8 - IIR Filters (II) James Barnes (James.Barnes@colostate.edu) Spring 24 Colorado State University Dept of Electrical and Computer Engineering ECE423 1 / 29 Lecture 8 Outline Introduction Digital
More informationB. T(s) Modification Design Example 1. DC Conditions 2. Open Loop AC Conditions 3. Closed Loop Conditions
Lecture 51 Tailoring Dynamic Response with Compensation A. Compensation Networks 1. Overview of G c (Alterations and Tailoring) a. Crude Single Pole G C Tailoring b. Elegant Double Pole/Double Zero G C
More informationECE315 / ECE515 Lecture 11 Date:
ecture 11 Date: 15.09.016 MOS Differential Pair Quantitative Analysis differential input Small Signal Analysis MOS Differential Pair ECE315 / ECE515 M 1 and M are perfectly matched (at least in theory!)
More informationLecture 6: Impedance (frequency dependent. resistance in the s-world), Admittance (frequency. dependent conductance in the s-world), and
Lecture 6: Impedance (frequency dependent resistance in the s-world), Admittance (frequency dependent conductance in the s-world), and Consequences Thereof. Professor Ray, what s an impedance? Answers:.
More informationNyquist-Rate D/A Converters. D/A Converter Basics.
Nyquist-Rate D/A Converters David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 20 D/A Converter Basics. B in D/A is a digital signal (or word), B in b i B in = 2 1
More informationENGR4300 Fall 2005 Test 3A. Name. Section. Question 1 (25 points) Question 2 (25 points) Question 3 (25 points) Question 4 (25 points)
ENGR4 Test A Fall 5 ENGR4 Fall 5 Test A Name Section Question (5 points) Question (5 points) Question (5 points) Question 4 (5 points) Total ( points): Please do not write on the crib sheets. On all questions:
More informationLecture 39. PHYC 161 Fall 2016
Lecture 39 PHYC 161 Fall 016 Announcements DO THE ONLINE COURSE EVALUATIONS - response so far is < 8 % Magnetic field energy A resistor is a device in which energy is irrecoverably dissipated. By contrast,
More informationECEN 610 Mixed-Signal Interfaces
ECEN 610 Mixed-Signal Interfaces Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 014 S. Hoyos-ECEN-610 1 Sample-and-Hold Spring 014 S. Hoyos-ECEN-610 ZOH vs. Track-and-Hold V(t)
More informationAnnouncements. EE141- Spring 2003 Lecture 8. Power Inverter Chain
- Spring 2003 Lecture 8 Power Inverter Chain Announcements Homework 3 due today. Homework 4 will be posted later today. Special office hours from :30-3pm at BWRC (in lieu of Tuesday) Today s lecture Power
More informationLecture 340 Characterization of DACs and Current Scaling DACs (5/1/10) Page 340-1
Lecture 34 Characterization of DACs and Current Scaling DACs (5//) Page 34 LECTURE 34 CHARACTERZATON OF DACS AND CURRENT SCALNG DACS LECTURE ORGANZATON Outline ntroduction Static characterization of DACs
More informationPhysics 212 Midterm 2 Form A
1. A wire contains a steady current of 2 A. The charge that passes a cross section in 2 s is: A. 3.2 10-19 C B. 6.4 10-19 C C. 1 C D. 2 C E. 4 C 2. In a Physics 212 lab, Jane measures the current versus
More informationEE 230 Lecture 25. Waveform Generators. - Sinusoidal Oscillators The Wein-Bridge Structure
EE 230 Lecture 25 Waveform Generators - Sinusoidal Oscillators The Wein-Bridge Structure Quiz 9 The circuit shown has been proposed as a sinusoidal oscillator. Determine the oscillation criteria and the
More informationEE40 Lec 20. MOS Circuits
EE40 Lec 20 MOS Circuits eading: Chap. 12 of Hambley Supplement reading on MOS Circuits http://www.inst.eecs.berkeley.edu/~ee40/fa09/handouts/ee40_mos_circuit.pdf Slide 1 Bias circuits OUTLINE Smallsignal
More information