CHAPTER 3: Unified I-V Model
|
|
- Vernon Morrison
- 6 years ago
- Views:
Transcription
1 CHAPTER 3: Unified - Model The development of separate model expressions for such device operation regimes as subthreshold and strong inversion were discussed in Chapter 2. Although these expressions can each accurately describe device behavior within their own respective region of operation, problems are likely to occur between two well-described regions or within transition regions. n order to circumvent this issue, a unified model should be synthesized to not only preserve region-specific expressions but also to ensure the continuities of current (ds) and conductance (G x ) and their derivatives in all transition regions as well. Such high standards are met in BSM3v3. As a result, convergence and calculation efficiencies are much improved. This chapter will describe the unified natured of BSM3v3 s model equations. While most of the parameter symbols in this chapter are explained in the following text, a complete description of all - model equation parameters can be found in the Appendix A. 3.1 Unified Channel Charge Density Expression Separate expressions for channel charge density are shown below for subthreshold (Eq. (3.1.1a) and (3.1.1b)) and strong inversion (Eq. (3.1.2)). Both expressions are valid for small ds. BSM3v3 Manual Copyright 1995, 1996, UC Berkeley 3-1
2 Unified Channel Charge Density Expression Q Q chsubs0 0 gs th exp( ) nvt (3.1.1a) where, Q 0 is: Q 0 qεsinch off v t exp( 2 ) φs nvt Qchs0 Cox( gs th) (3.1.1b) (3.1.2) n both Eqs. (3.1.1a) and (3.1.2), the parameters Qchsubs0 and Qchs0 are the channel charge densities at the source for very small ds. To form a unified expression, an effective (gs-th) function named gsteff is introduced to describe the channel charge characteristics from subthreshold to strong inversion: gsteff gs th 2 nvtln 1+ exp( ) nvt 2 2Φs gs th 2off 1+ 2 n COX exp( ) qεsinch 2 nvt (3.1.3) The unified channel charge density at the source end for both subthreshold and inversion region can therefore be written as: Q chs0 Coxgsteff (3.1.4) Figures 3-1 and 3-2 show the "smoothness" of Eq. (3.1.4) from subthreshold to strong inversion regions. The gsteff expression will be used again in subsequent sections of this chapter to model the drain current. 3-2 BSM3v3 Manual Copyright 1995, 1996, UC Berkeley
3 Unified Channel Charge Density Expression gsteff () gsteff Function exp[(gs-th)/n*v t ] gsth -1.0 (gs-th) gs-th () gs-th () Figure 3-1. The gsteff function vs. (gs-th) in linear scale. 4 2 Log(gsteff) 0 Log(gsteff) (gs-th) exp[(gs-th)/n*v t ] gsth gs-th () gs-th () Figure 3-2. gsteff function vs. (gs-th) in log scale. BSM3v3 Manual Copyright 1995, 1996, UC Berkeley 3-3
4 Unified Channel Charge Density Expression Eq. (3.1.4) serves as the cornerstone of the unified channel charge expression at the source for small ds. To account for the influence of ds, the gsteff function must keep track of the change in channel potential from the source to the drain. n other words, Eq. (3.1.4) will have to include a y dependence. To initiate this formulation, consider first the re-formulation of channel charge density for the case of strong inversion: Qchs( y) Cox( gs th AbulkF( y) ) (3.1.5) The parameter F(y) stands for the quasi-fermi potential at any given point, y, along the channel with respect to the source. This equation can also be written as: Q Q 0+ Q chs( y) chs chs( y) (3.1.6) The term Q chs(y) is the incremental channel charge density induced by the drain voltage at point y. t can be expressed as: Q CoxA chs( y) bulk F ( y) (3.1.7) For the subthreshold region (gs<<th), the channel charge density along the channel from source to drain can be written as: 3-4 BSM3v3 Manual Copyright 1995, 1996, UC Berkeley
5 Unified Channel Charge Density Expression gs th AbulkF ( y) Qchsubs( y) Q0exp( ) nvt AbulkF ( y) Qchsubs0exp( ) nvt (3.1.8) A Taylor series expansion of the right-hand side of Eq. (3.1.8) yields the following (keeping only the first two terms): Q chsubs( y) AbulkF( y) Qchsubs 0( 1 ) nvt (3.1.9) Analogous to Eq. (3.1.6), Eq. (3.1.9) can also be written as: Q Q 0+ Q chsubs( y) chsubs chsubs( y) (3.1.10) The parameter Q chsubs(y) is the incremental channel charge density induced by the drain voltage in the subthreshold region. t can be written as: Q chsubs( y) AbulkF ( y) Qchsubs0 nvt (3.1.11) Note that Eq. (3.1.9) is valid only when F(y) is very small, which is maintained, fortunately, due to the fact that Eq. (3.1.9) is only used in the linear regime (i.e. ds 2vt). Eqs. (3.1.6) and (3.1.10) both have drain voltage dependencies. However, they are decuple and a unified expression for Qch(y) is desperately needed. To obtain a unified expression along the channel, we first assume: BSM3v3 Manual Copyright 1995, 1996, UC Berkeley 3-5
6 Unified Mobility Expression Q ch( y) Q Q Q + Q chs( y) chsubs( y) chs( y) chsubs( y) (3.1.12) Here, Q ch(y) is the incremental channel charge density induced by the drain voltage. Substituting Eq. (3.1.7) and (3.1.11) into Eq. (3.1.12), we obtain: Q F( y) b Q ch ( y ) chs0 (3.1.13) where b (gsteff+n*v t )/A bulk. n order to remove any association between the variable n and bias dependencies (gsteff) as well as to ensure more precise modeling of Eq. (3.1.8) for linear regimes (under subthreshold conditions), the variable n is replaced with 2. The expression for b now becomes: b + 2vt Abulk gsteff (3.1.14) A unified expression for Qch(y) from subthreshold to strong inversion regimes is now at hand: Q ch( y) F( y) Qchs0( 1 ) b (3.1.15) The variable Qchs0 is given by Eq. (3.1.4). 3.2 Unified Mobility Expression BSM3v3 uses a unified mobility expression based on the gsteff expression of Eq Thus, we have: 3-6 BSM3v3 Manual Copyright 1995, 1996, UC Berkeley
7 Unified Linear Current Expression (Mobmod1) (3.2.1) µ o µ eff gsteff + 2th gsteff th Ua Ucbseff U ( + )( ) + b( ) TOX TOX To account for depletion mode devices, another mobility model option is given by the following: (Mobmod2) (3.2.2) µ o µ eff gsteff gsteff Ua Ucbseff U 2 1+ ( + )( ) + b( ) TOX TOX To consider the body bias dependence of Eq further, we have introduced the following expression: (For Mobmod3) (3.2.3) µ eff µ o gsteff th gsteff th U + 2 a U [ ( ) + b( ) ]( 1+ U c bseff) TOX TOX 3.3 Unified Linear Current Expression ntrinsic case (Rds0) Generally, the following expression [2] is used to account for both drift and diffusion current: BSM3v3 Manual Copyright 1995, 1996, UC Berkeley 3-7
8 Unified Linear Current Expression WQ µ d( y) ch( y) ne( y) d dy F( y) (3.3.1) where the parameter u ne(y) can be written as: µ µ eff ( ) E 1+ E ne y y sat (3.3.2) Substituting Eq. (3.3.2) in Eq. (3.3.1) we get: d( y) F y µ eff WQchso( 1 ) b E 1+ E y sat d dy ( ) F( y) (3.3.3) Eq. (3.3.3) resembles the equation used to model drain current in the strong inversion regime. However, it can now be used to describe the current characteristics in the subthreshold regime when ds is very small (ds<2v t ). Eq. (3.3.3) can now be integrated from the source to drain to get the expression for linear drain current in the channel. This expression is valid from the subthreshold regime to the strong inversion regime: ds0 ds Wµ effqchs 0ds( 1 ) 2 b ds L( 1+ ) a (3.3.4) 3-8 BSM3v3 Manual Copyright 1995, 1996, UC Berkeley
9 Unified dsat Expression Extrinsic Case (Rds > 0) The current expression when Rds > 0 can be obtained based on Eq. (2.5.9) and Eq. (3.3.4). The expression for linear drain current from subthreshold to strong inversion is: ds dso R 1 + ds dso ds (3.3.5) Chapter 8 will illustrate the "smoothness" of this expression. 3.4 Unified dsat Expression ntrinsic case (Rds0) To get an expression for the electric field as a function of y along the channel, we integrate Eq. (3.3.1) from 0 to an arbitrary point y. The expression is as follows: E y dso ( WQchs 0µ eff ) Esat dso 2ds WQchs µ eff y b (3.4.1) f we assume that drift velocity saturates when EyEsat, we get the following expression for dsat: BSM3v3 Manual Copyright 1995, 1996, UC Berkeley 3-9
10 Unified dsat Expression dsat Wµ Q 0E L 2 LE ( satl+ b) eff chs sat b (3.4.2) Let dsdsat in Eq. (3.3.4) and set this equal to Eq. (3.4.2), we get the following expression for dsat: dsat EsatL( gsteff + 2vt) AbulkEsatL+ gsteff + 2vt (3.4.3) Extrinsic Case (Rds>0) The dsat expression for the extrinsic case is formulated from Eq. (3.4.3) and Eq. (2.5.10) to be the following: b b ac dsat 2 4 2a (3.4.4a) where, a A W ν C R + ( 1) A λ 2 1 bulk eff sat ox DS bulk (3.4.4b) (3.4.4c) 2 b ( + 2v)( 1 ) + A E L + 3 A ( + 2 v) W ν C R λ gsteff t bulk sat eff bulk gsteff t eff sat ox DS 2 c ( + 2v) E L + 2( + 2v) W ν C R gsteff t sat eff gsteff t eff sat ox DS (3.4.4d) 3-10 BSM3v3 Manual Copyright 1995, 1996, UC Berkeley
11 Unified Saturation Current Expression λ Agsteff + A 1 2 (3.4.4e) The parameter λ is introduced to account for non-saturation effects. The parameters A1 and A2 are extracted. 3.5 Unified Saturation Current Expression A unified expression for the saturation current from the subthreshold to the strong inversion regime can be formulated by introducing the gsteff function into Eq. (2.6.15). The resulting equations are the following: ds R 1+ dso( dsat) ds dso( dsat) dsat ds dsat ds A ASCBE dsat (3.5.1) where, A Pvaggsteff Asat + ( 1+ )( + ) EsatLeff ACLM ADBLC (3.5.2) Asat (3.5.3) Abulkdsat EsatLeff + dsat + 2RDSνsatCoxWeffgsteff[ 1 2 ( gsteff + 2 vt) ] 2/ λ 1+ RDSνsatCoxWeffAbulk ACLM A E L + PCLMAbulkEsat litl bulk sat eff gsteff ( ds dsat) (3.5.4) BSM3v3 Manual Copyright 1995, 1996, UC Berkeley 3-11
12 Single Current Expression for All Operational Regimes of gs and ds ADBLC θ ( gsteff + 2vt) t 1+ P rou ( DBLCB bseff ) 1 Abulkdsat Abulkdsat + gsteff + 2vt (3.5.5) L L exp( ) exp( ) P 2l l + eff eff θrout PDBLC 1 DROUT DROUT + 2 t 0 t 0 DBLC2 (3.5.6) P litl exp ds dsat 1 scbe2 scbe1 ASCBE P L eff (3.5.7) 3.6 Single Current Expression for All Operational Regimes of gs and ds The gsteff function introduced in Chapter 2 gave a unified expression for the linear drain current from subthreshold to strong inversion as well as for the saturation drain current from subthreshold to strong inversion, separately. n order to link the continuous linear current with that of the continuous saturation current, a smooth function for ds is introduced. n the past, several smooth functions have been proposed for MOSFET modeling [22-24]. For BSM3v3, the smooth function used is similar to that proposed by R. M. D. A. elghe et al [24]. The overall current equation for both linear and saturation current now becomes: ds R 1+ dso( dseff ) ds dso( dseff ) dseff ds dseff ds A ASCBE dseff (3.6.1) Most of the previous equations which contain ds and dsat dependencies are now substituted with the dseff function. For example, Eq. (3.5.4) now becomes: 3-12 BSM3v3 Manual Copyright 1995, 1996, UC Berkeley
13 Single Current Expression for All Operational Regimes of gs and ds ACLM A E L + PCLMAbulkEsat litl bulk sat eff gsteff ( ds dseff ) (3.6.2) Similarly, Eq. (3.5.7) now becomes: P litl exp ds dseff 1 scbe2 scbe1 ASCBE P L eff (3.6.3) The dseff expression is written as: 2 ( δ ( δ) 4δ ) dseff dsat dsat ds dsat ds dsat (3.6.4) The expression for dsat is that given under Section 3.4. The parameter δ is an extracted constant. The dependence of dseff on ds is given in Figure 3-3. The dseff function follows ds in the linear region and tends to dsat in the saturation region. Figure 3-4 shows the effect of δ on the transition region between linear and saturation regimes. BSM3v3 Manual Copyright 1995, 1996, UC Berkeley 3-13
14 Single Current Expression for All Operational Regimes of gs and ds 1.4 dseffdsat 1.2 dseffds 1.0 dseff () gs1 gs3 gs ds () Figure 3-3. dseff vs. ds for δ0.01 and different gs. dseffdsat 2.0 dseffds dseff () δ0.05 δ0.01 δ ds () Figure 3-4. dseff vs. ds for gs3 and different δ values BSM3v3 Manual Copyright 1995, 1996, UC Berkeley
15 Substrate Current 3.7 Substrate Current BSMv3 uses the Eq. (3.7.1) to model substrate current. sub αo βo dso ( ds dseff )exp( ) Leff ds dseff R 1+ ds dso 1+ The parameters α0 and β0 refer to impact ionization current. dseff ds A dseff (3.7.1) 3.8 A Note on bs n BSM3v3, all bs terms which have appeared in Chapters 2 and 3 have been substituted with a bseff expression as shown in Eq. (3.8.1). This is done in order to set an upper bound for the body bias value during simulations. Unreasonable values can occur if this expression is not introduced. (3.8.1) bseff bc + 05.[ bs bc δ1+ ( bs bc δ1) 2 4δ1bc ] where δ The param eter bc is the maximum allowable bs value and is obtained based on the condition of dth/dbs0 for the th expression of BSM3v3 Manual Copyright 1995, 1996, UC Berkeley 3-15
16 A Note on bs 3-16 BSM3v3 Manual Copyright 1995, 1996, UC Berkeley
BSIM3v3.2.2 MOSFET Model
BSIM3v3.. MOSFET Model Users Manual Weidong Liu, Xiaodong Jin, James Chen, Min-Chie Jeng, Zhihong Liu, Yuhua Cheng, Kai Chen, Mansun Chan, Kelvin Hui, Jianhui Huang, Robert Tu, Ping K. Ko and Chenming
More informationDigital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The July 30, 2002 1 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationChapter 5: BSIM3v3 Characterization
5: BSIM3v3 Characterization The BSIM3 model (BSIM = Berkeley Short channel Insulated gate field effect transistor Model) was published by the University of California at Berkeley in July 1993. BSIM3 is
More informationMOSFET Capacitance Model
MOSFET Capacitance Model So far we discussed the MOSFET DC models. In real circuit operation, the device operates under time varying terminal voltages and the device operation can be described by: 1 small
More informationLecture 28 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 18, 2007
6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 28-1 Lecture 28 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 18, 2007 Contents: 1. Second-order and
More informationQuarter-micrometre surface and buried channel PMOSFET modelling for circuit simulation
Semicond. Sci. Technol. 11 1996) 1763 1769. Printed in the UK Quarter-micrometre surface and buried channel PMOSFET modelling for circuit simulation Yuhua Cheng, Min-chie Jeng, Zhihong Liu, Kai Chen, Bin
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationN Channel MOSFET level 3
N Channel MOSFET level 3 mosn3 NSource NBulk NSource NBulk NSource NBulk NSource (a) (b) (c) (d) NBulk Figure 1: MOSFET Types Form: mosn3: instance name n 1 n n 3 n n 1 is the drain node, n is the gate
More informationBSIM3v3 Manual. (Final Version) Department of Electrical Engineering and Computer Sciences. University of California, Berkeley, CA 94720
BSIM3v3 Manual (Final Version) Yuhua Cheng, Mansun Chan, Kelvin Hui, Min-chie Jeng, Zhihong Liu, Jianhui Huang, Kai Chen, James Chen, Robert Tu, Ping K. Ko, Chenming Hu Department of Electrical Engineering
More informationPractice 3: Semiconductors
Practice 3: Semiconductors Digital Electronic Circuits Semester A 2012 VLSI Fabrication Process VLSI Very Large Scale Integration The ability to fabricate many devices on a single substrate within a given
More informationEE105 - Fall 2005 Microelectronic Devices and Circuits
EE105 - Fall 005 Microelectronic Devices and Circuits ecture 7 MOS Transistor Announcements Homework 3, due today Homework 4 due next week ab this week Reading: Chapter 4 1 ecture Material ast lecture
More informationMOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations
ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 10, Number 2, 2007, 189 197 MOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations S. EFTIMIE 1, ALEX. RUSU
More informationELEC 3908, Physical Electronics, Lecture 23. The MOSFET Square Law Model
ELEC 3908, Physical Electronics, Lecture 23 The MOSFET Square Law Model Lecture Outline As with the diode and bipolar, have looked at basic structure of the MOSFET and now turn to derivation of a current
More informationMOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA
MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the Field-Effect Transistor! Julius Lilienfeld filed a patent describing
More informationMOSFET. Id-Vd curve. I DS Transfer curve V G. Lec. 8. Vd=1V. Saturation region. V Th
MOSFET Id-Vd curve Saturation region I DS Transfer curve Vd=1V V Th V G 1 0 < V GS < V T V GS > V T V Gs >V T & Small V D > 0 I DS WQ inv WC v WC i V V VDS V V G i T G n T L n I D g V D (g conductance
More informationMOS Transistor I-V Characteristics and Parasitics
ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes
More informationCMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance
CMOS INVERTER Last Lecture Metrics for qualifying digital circuits»cost» Reliability» Speed (delay)»performance 1 Today s lecture The CMOS inverter at a glance An MOS transistor model for manual analysis
More informationLecture 29 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 20, 2007
6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 29-1 Lecture 29 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 20, 2007 Contents: 1. Non-ideal and second-order
More informationEE105 - Fall 2006 Microelectronic Devices and Circuits
EE105 - Fall 2006 Microelectronic Devices and Circuits Prof. Jan M. Rabaey (jan@eecs) Lecture 7: MOS Transistor Some Administrative Issues Lab 2 this week Hw 2 due on We Hw 3 will be posted same day MIDTERM
More informationBSIM4.6.0 MOSFET Model
BSIM4.6.0 MOSFET Model - User s Manual Mohan. Dunga, Xuemei (Jane) Xi, Jin He, Weidong Liu, Kanyu M. Cao, Xiaodong Jin, Jeff J. Ou, Mansun Chan, Ali M. Niknejad, Chenming Hu Department of Electrical Engineering
More informationnmosfet Schematic Four structural masks: Field, Gate, Contact, Metal. Reverse doping polarities for pmosfet in N-well.
nmosfet Schematic Four structural masks: Field, Gate, Contact, Metal. Reverse doping polarities for pmosfet in N-well. nmosfet Schematic 0 y L n + source n + drain depletion region polysilicon gate x z
More informationMOSFET Physics: The Long Channel Approximation
MOSFET Physics: The ong Channel Approximation A basic n-channel MOSFET (Figure 1) consists of two heavily-doped n-type regions, the Source and Drain, that comprise the main terminals of the device. The
More informationLecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.)
Lecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.) Outline 1. The saturation region 2. Backgate characteristics Reading Assignment: Howe and Sodini, Chapter 4, Section 4.4 6.012 Spring 2009 Lecture
More informationEE 560 MOS TRANSISTOR THEORY PART 2. Kenneth R. Laker, University of Pennsylvania
1 EE 560 MOS TRANSISTOR THEORY PART nmos TRANSISTOR IN LINEAR REGION V S = 0 V G > V T0 channel SiO V D = small 4 C GC C BC substrate depletion region or bulk B p nmos TRANSISTOR AT EDGE OF SATURATION
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationVirtual Device Simulation. Virtual Process Integration
: CMOS Process and Device Simulation Virtual Device Simulation Virtual Process Integration Dr Zhou Xing Office: S1-B1c-95 Phone: 6790-4532 Email: exzhou@ntu.edu.sg Web: http://www.ntu.edu.sg/home/exzhou/teaching//
More informationII III IV V VI B C N. Al Si P S. Zn Ga Ge As Se Cd In Sn Sb Te. Silicon (Si) the dominating material in IC manufacturing
II III IV V VI B N Al Si P S Zn Ga Ge As Se d In Sn Sb Te Silicon (Si) the dominating material in I manufacturing ompound semiconductors III - V group: GaAs GaN GaSb GaP InAs InP InSb... The Energy Band
More informationHW 5 posted due in two weeks Lab this week Midterm graded Project to be launched in week 7
HW 5 posted due in two weeks Lab this week Midterm graded Project to be launched in week 7 2 What do digital IC designers need to know? 5 EE4 EECS4 6 3 0< V GS - V T < V DS Pinch-off 7 For (V GS V T )
More informationBSIM4.3.0 MOSFET Model
BSIM4.3.0 MOSFET Model - User s Manual Xuemei (Jane) Xi, Mohan Dunga, Jin He, Weidong Liu, Kanyu M. Cao, Xiaodong Jin, Jeff J. Ou, Mansun Chan, Ali M. Niknejad, Chenming Hu Project Director: Professor
More informationLecture 30 The Short Metal Oxide Semiconductor Field Effect Transistor. November 15, 2002
6.720J/3.43J Integrated Microelectronic Devices Fall 2002 Lecture 30 1 Lecture 30 The Short Metal Oxide Semiconductor Field Effect Transistor November 15, 2002 Contents: 1. Short channel effects Reading
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 5: January 25, 2018 MOS Operating Regions, pt. 1 Lecture Outline! 3 Regions of operation for MOSFET " Subthreshold " Linear " Saturation!
More informationToday s lecture. EE141- Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model
- Spring 003 Lecture 4 Design Rules CMOS Inverter MOS Transistor Model Today s lecture Design Rules The CMOS inverter at a glance An MOS transistor model for manual analysis Important! Labs start next
More informationLecture #27. The Short Channel Effect (SCE)
Lecture #27 ANNOUNCEMENTS Design Project: Your BJT design should meet the performance specifications to within 10% at both 300K and 360K. ( β dc > 45, f T > 18 GHz, V A > 9 V and V punchthrough > 9 V )
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationQuantitative MOSFET. Step 1. Connect the MOS capacitor results for the electron charge in the inversion layer Q N to the drain current.
Quantitative MOSFET Step 1. Connect the MOS capacitor results for the electron charge in the inversion layer Q N to the drain current. V DS _ n source polysilicon gate y = y * 0 x metal interconnect to
More informationECE-305: Spring 2016 MOSFET IV
ECE-305: Spring 2016 MOSFET IV Professor Mark Lundstrom Electrical and Computer Engineering Purdue University, West Lafayette, IN USA lundstro@purdue.edu Lundstrom s lecture notes: Lecture 4 4/7/16 outline
More informationLecture 11: MOSFET Modeling
Digital Integrated Circuits (83-313) Lecture 11: MOSFET ing Semester B, 2016-17 Lecturer: Dr. Adam Teman TAs: Itamar Levi, Robert Giterman 18 June 2017 Disclaimer: This course was prepared, in its entirety,
More informationThe Gradual Channel Approximation for the MOSFET:
6.01 - Electronic Devices and Circuits Fall 003 The Gradual Channel Approximation for the MOSFET: We are modeling the terminal characteristics of a MOSFET and thus want i D (v DS, v GS, v BS ), i B (v
More informationLecture 8: Ballistic FET I-V
Lecture 8: Ballistic FET I-V 1 Lecture 1: Ballistic FETs Jena: 61-70 Diffusive Field Effect Transistor Source Gate L g >> l Drain Source V GS Gate Drain I D Mean free path much shorter than channel length
More information6.012 MICROELECTRONIC DEVICES AND CIRCUITS
MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Science 6.012 MICROELECTRONIC DEVICES AND CIRCUITS Answers to Exam 2 Spring 2008 Problem 1: Graded by Prof. Fonstad
More informationBSIM4.3.0 Model. Enhancements and Improvements Relative to BSIM4.2.1
BSIM4.3.0 Model Enhancements and Improvements Relative to BSIM4.. Xuemei (Jane) Xi, Jin He, Mohan Dunga, Ali Niknejad, Chenming Hu University of California, Berkeley OUTLINE New Features of BSIM4.3.0 beta
More informationECE315 / ECE515 Lecture-2 Date:
Lecture-2 Date: 04.08.2016 NMOS I/V Characteristics Discussion on I/V Characteristics MOSFET Second Order Effect NMOS I-V Characteristics ECE315 / ECE515 Gradual Channel Approximation: Cut-off Linear/Triode
More informationMOS Device Modeling. C.K. Ken Yang UCLA Courtesy of Agilent eesoft EE 215B
MOS Device Modeling C.K. Ken Yang UCLA yangck@ucla.edu Courtesy of Agilent eesoft 1 Overview Reading Rabaey 3.3 W&H 2.2-2.4 Overview This class will look at the iv and CV characteristics of an MOS device
More informationAppendix 1: List of symbols
Appendix 1: List of symbols Symbol Description MKS Units a Acceleration m/s 2 a 0 Bohr radius m A Area m 2 A* Richardson constant m/s A C Collector area m 2 A E Emitter area m 2 b Bimolecular recombination
More informationThe Devices. Devices
The The MOS Transistor Gate Oxyde Gate Source n+ Polysilicon Drain n+ Field-Oxyde (SiO 2 ) p-substrate p+ stopper Bulk Contact CROSS-SECTION of NMOS Transistor Cross-Section of CMOS Technology MOS transistors
More informationAPPENDIX D: Binning BSIM3v3 Parameters
APPENDIX D: Binning BSIM3v3 Parameters Below is a list of all BSIM3v3 model parameters which can or cannot be binned. All model parameters which can be binned follow the following implementation: P L P
More informationTechnische Universität Graz. Institute of Solid State Physics. 11. MOSFETs
Technische Universität Graz Institute of Solid State Physics 11. MOSFETs Dec. 12, 2018 Gradual channel approximation accumulation depletion inversion http://lampx.tugraz.at/~hadley/psd/l10/gradualchannelapprox.php
More informationBSIM4v4.7 MOSFET Model
BSIM4v4.7 MOSFET Model -User s Manual Tanvir Hasan Morshed, Darsen D. Lu, Wenwei (Morgan) Yang, Mohan V. Dunga, Xuemei (Jane) Xi, Jin He, Weidong Liu, Kanyu, M. Cao, Xiaodong Jin, Jeff J. Ou, Mansun Chan,
More informationLong Channel MOS Transistors
Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended to Metal-Oxide-Semiconductor Field-Effect transistors (MOSFET) by considering the following structure:
More informationBSIM4.6.4 MOSFET Model
BSIM4.6.4 MOSFET Model -User s Manual Tanvir Hasan Morshed, Wenwei (Morgan) Yang, Mohan V. Dunga, Xuemei (Jane) Xi, Jin He, Weidong Liu, Kanyu, M. Cao, Xiaodong Jin, Jeff J. Ou, Mansun Chan, Ali M. Niknejad,
More informationEE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region
EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel
More informationChapter 5 MOSFET Theory for Submicron Technology
Chapter 5 MOSFET Theory for Submicron Technology Short channel effects Other small geometry effects Parasitic components Velocity saturation/overshoot Hot carrier effects ** Majority of these notes are
More informationELEC 3908, Physical Electronics, Lecture 27. MOSFET Scaling and Velocity Saturation
ELEC 3908, Physical Electronics, Lecture 27 MOSFET Scaling and Velocity Saturation Lecture Outline Industry push is always to pack more devices on a chip to increase functionality, which requires making
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 10 MOSFET part 1 guntzel@inf.ufsc.br ual-well Trench-Isolated
More informationTypical example of the FET: MEtal Semiconductor FET (MESFET)
Typical example of the FET: MEtal Semiconductor FET (MESFET) Conducting channel (RED) is made of highly doped material. The electron concentration in the channel n = the donor impurity concentration N
More informationLong-channel MOSFET IV Corrections
Long-channel MOSFET IV orrections Three MITs of the Day The body ect and its influence on long-channel V th. Long-channel subthreshold conduction and control (subthreshold slope S) Scattering components
More informationLECTURE 3 MOSFETS II. MOS SCALING What is Scaling?
LECTURE 3 MOSFETS II Lecture 3 Goals* * Understand constant field and constant voltage scaling and their effects. Understand small geometry effects for MOS transistors and their implications modeling and
More informationLecture 12: MOSFET Devices
Lecture 12: MOSFET Devices Gu-Yeon Wei Division of Engineering and Applied Sciences Harvard University guyeon@eecs.harvard.edu Wei 1 Overview Reading S&S: Chapter 5.1~5.4 Supplemental Reading Background
More informationMOS Transistor Theory
CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS
More informationECE606: Solid State Devices Lecture 23 MOSFET I-V Characteristics MOSFET non-idealities
ECE66: Solid State evices Lecture 3 MOSFET I- Characteristics MOSFET non-idealities Gerhard Klimeck gekco@purdue.edu Outline 1) Square law/ simplified bulk charge theory ) elocity saturation in simplified
More informationThe Devices. Jan M. Rabaey
The Devices Jan M. Rabaey Goal of this chapter Present intuitive understanding of device operation Introduction of basic device equations Introduction of models for manual analysis Introduction of models
More informationAPPENDIX A: Parameter List
APPENDIX A: Parameter List A.1 BSIM3v3 Model Control Parameters none level BSIMv3 model selector 8 none Mobmod mobmod Mobility model selector 1 none Capmod capmod Flag for the short channel 1 none capacitance
More information! MOS Capacitances. " Extrinsic. " Intrinsic. ! Lumped Capacitance Model. ! First Order Capacitor Summary. ! Capacitance Implications
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 7: February, 07 MOS SPICE Models, MOS Parasitic Details Lecture Outline! MOS Capacitances " Extrinsic " Intrinsic! Lumped Capacitance Model!
More informationEEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 118 Lecture #2: MOSFET Structure and Basic Operation Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Announcements Lab 1 this week, report due next week Bring
More informationVLSI Design The MOS Transistor
VLSI Design The MOS Transistor Frank Sill Torres Universidade Federal de Minas Gerais (UFMG), Brazil VLSI Design: CMOS Technology 1 Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The evices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationUSC-ISI. The MOSIS Service. BSIM3v3.1 Model. Parameters Extraction and Optimization. October 2000
USC-ISI The MOSIS Service BSIM3v3.1 Model Parameters Extraction and Optimization October 000 Henok Abebe ance C.Tyree Table of Contents 1. Introduction and Motivation: -----------------------------------------------1.
More informationECE-305: Fall 2017 MOS Capacitors and Transistors
ECE-305: Fall 2017 MOS Capacitors and Transistors Pierret, Semiconductor Device Fundamentals (SDF) Chapters 15+16 (pp. 525-530, 563-599) Professor Peter Bermel Electrical and Computer Engineering Purdue
More informationFundamentals of the Metal Oxide Semiconductor Field-Effect Transistor
Triode Working FET Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor The characteristics of energy bands as a function of applied voltage. Surface inversion. The expression for the
More informationUnified Compact Model for Generic Double-Gate
WCM-MSM007 Workshop on Compact Modeling 10th International Conference on Modeling and Simulation of Microsystems Santa Clara, California, USA Unified Compact Model for Generic Double-Gate MOSFETs Xing
More informationLecture 4: CMOS Transistor Theory
Introduction to CMOS VLSI Design Lecture 4: CMOS Transistor Theory David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Outline q Introduction q MOS Capacitor q
More informationEE 560 MOS TRANSISTOR THEORY
1 EE 560 MOS TRANSISTOR THEORY PART 1 TWO TERMINAL MOS STRUCTURE V G (GATE VOLTAGE) 2 GATE OXIDE SiO 2 SUBSTRATE p-type doped Si (N A = 10 15 to 10 16 cm -3 ) t ox V B (SUBSTRATE VOLTAGE) EQUILIBRIUM:
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More informationLecture 10 MOSFET (III) MOSFET Equivalent Circuit Models
Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models Outline Lowfrequency smallsignal equivalent circuit model Highfrequency smallsignal equivalent circuit model Reading Assignment: Howe and Sodini;
More informationMOS Transistor. EE141-Fall 2007 Digital Integrated Circuits. Review: What is a Transistor? Announcements. Class Material
EE-Fall 7 igital Integrated Circuits MO Transistor Lecture MO Transistor Model Announcements Review: hat is a Transistor? Lab this week! Lab next week Homework # is due Thurs. Homework # due next Thurs.
More informationCMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor
CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1
More informationECE 305: Fall MOSFET Energy Bands
ECE 305: Fall 2016 MOSFET Energy Bands Professor Peter Bermel Electrical and Computer Engineering Purdue University, West Lafayette, IN USA pbermel@purdue.edu Pierret, Semiconductor Device Fundamentals
More informationTowards a Scalable EKV Compact Model Including Ballistic and Quasi-Ballistic Transport
2011 Workshop on Compact Modeling Towards a Scalable EKV Compact Model Including Ballistic and Quasi-Ballistic Transport Christian Enz 1,2, A. Mangla 2 and J.-M. Sallese 2 1) Swiss Center for Electronics
More informationEE115C Winter 2017 Digital Electronic Circuits. Lecture 2: MOS Transistor: IV Model
EE115C Winter 2017 Digital Electronic Circuits Lecture 2: MOS Transistor: IV Model Levels of Modeling Analytical CAD analytical Switch-level sim Transistor-level sim complexity Different complexity, accuracy,
More informationLecture 10 MOSFET (III) MOSFET Equivalent Circuit Models
Lecture 1 MOSFET (III) MOSFET Equivalent Circuit Models Outline Lowfrequency smallsignal equivalent circuit model Highfrequency smallsignal equivalent circuit model Reading Assignment: Howe and Sodini;
More informationSOI/SOTB Compact Models
MOS-AK 2017 An Overview of the HiSIM SOI/SOTB Compact Models Marek Mierzwinski*, Dondee Navarro**, and Mitiko Miura-Mattausch** *Keysight Technologies **Hiroshima University Agenda Introduction Model overview
More informationLecture 3: CMOS Transistor Theory
Lecture 3: CMOS Transistor Theory Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V Characteristics Gate and Diffusion Capacitance 2 Introduction So far, we have treated transistors
More information1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012
/3/ 9 January 0 Study the linear model of MOS transistor around an operating point." MOS in saturation: V GS >V th and V S >V GS -V th " VGS vi - I d = I i d VS I d = µ n ( L V V γ Φ V Φ GS th0 F SB F
More informationOperation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS
Operation and Modeling of The MOS Transistor Second Edition Yannis Tsividis Columbia University New York Oxford OXFORD UNIVERSITY PRESS CONTENTS Chapter 1 l.l 1.2 1.3 1.4 1.5 1.6 1.7 Chapter 2 2.1 2.2
More informationMOS Capacitor MOSFET Devices. MOSFET s. INEL Solid State Electronics. Manuel Toledo Quiñones. ECE Dept. UPRM.
INEL 6055 - Solid State Electronics ECE Dept. UPRM 20th March 2006 Definitions MOS Capacitor Isolated Metal, SiO 2, Si Threshold Voltage qφ m metal d vacuum level SiO qχ 2 E g /2 qφ F E C E i E F E v qφ
More informationNanoscale CMOS Design Issues
Nanoscale CMOS Design Issues Jaydeep P. Kulkarni Assistant Professor, ECE Department The University of Texas at Austin jaydeep@austin.utexas.edu Fall, 2017, VLSI-1 Class Transistor I-V Review Agenda Non-ideal
More informationThe Devices: MOS Transistors
The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 7: February 4, 2016 MOS SPICE Models, MOS Parasitic Details Lecture Outline! MOS Capacitances " Extrinsic " Intrinsic! Lumped Capacitance
More informationMetal-Oxide-Semiconductor Field Effect Transistor (MOSFET)
Metal-Oxide-Semiconductor ield Effect Transistor (MOSET) Source Gate Drain p p n- substrate - SUB MOSET is a symmetrical device in the most general case (for example, in an integrating circuit) In a separate
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 6: January 30, 2018 MOS Operating Regions, pt. 2 Lecture Outline! Operating Regions (review) " Subthreshold " Resistive " Saturation! Intro.
More informationECEN474/704: (Analog) VLSI Circuit Design Spring 2018
ECEN474/704: (Analog) SI Circuit Design Spring 2018 ecture 2: MOS ransistor Modeling Sam Palermo Analog & Mixed-Signal Center exas A&M University Announcements If you haven t already, turn in your 0.18um
More information(S&S ) PMOS: holes flow from Source to Drain. from Source to Drain. W.-Y. Choi. Electronic Circuits 2 (09/1)
(S&S 4.1 4.3) NMOS: electrons flow from Source to Drain PMOS: holes flow from Source to Drain In cut-off ( v < V ), i = 0 GS t D NMOS I-V Characteristics In triode, ( v > V but v v v ) GS t DS GS T W 1
More informationELEC 3908, Physical Electronics, Lecture 26. MOSFET Small Signal Modelling
ELEC 3908, Physical Electronics, Lecture 26 MOSFET Small Signal Modelling Lecture Outline MOSFET small signal behavior will be considered in the same way as for the diode and BJT Capacitances will be considered
More informationFIELD-EFFECT TRANSISTORS
FIEL-EFFECT TRANSISTORS 1 Semiconductor review 2 The MOS capacitor 2 The enhancement-type N-MOS transistor 3 I-V characteristics of enhancement MOSFETS 4 The output characteristic of the MOSFET in saturation
More information1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00
1 Name: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND Final Exam Physics 3000 December 11, 2012 Fall 2012 9:00-11:00 INSTRUCTIONS: 1. Answer all seven (7) questions.
More informationEE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET
EE 230 Lecture 33 Nonlinear Circuits and Nonlinear Devices Diode BJT MOSFET Review from Last Time: n-channel MOSFET Source Gate L Drain W L EFF Poly Gate oxide n-active p-sub depletion region (electrically
More informationElectronic Devices and Circuits Lecture 15 - Digital Circuits: Inverter Basics - Outline Announcements. = total current; I D
6.012 - Electronic Devices and Circuits Lecture 15 - Digital Circuits: Inverter asics - Outline Announcements Handout - Lecture Outline and Summary The MOSFET alpha factor - use definition in lecture,
More informationEE 330 Lecture 16. Devices in Semiconductor Processes. MOS Transistors
EE 330 Lecture 16 Devices in Semiconductor Processes MOS Transistors Review from Last Time Model Summary I D I V DS V S I B V BS = 0 0 VS VT W VDS ID = μcox VS VT VDS VS V VDS VS VT L T < W μc ( V V )
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 10/30/2007 MOSFETs Lecture 4 Reading: Chapter 17, 19 Announcements The next HW set is due on Thursday. Midterm 2 is next week!!!! Threshold and Subthreshold
More informationMOSFETs - An Introduction
Chapter 17. MOSFETs An Introduction Sung June Kim kimsj@snu.ac.kr http://helios.snu.ac.kr CONTENTS Qualitative Theory of Operation Quantitative I Relationships Subthreshold Swing ac Response Qualitative
More information