IMPACT OF GENERATION CENTERS ON THE RETENTION 1T-FBRAM

Size: px
Start display at page:

Download "IMPACT OF GENERATION CENTERS ON THE RETENTION 1T-FBRAM"

Transcription

1 IMPACT OF GENERATION CENTERS ON THE RETENTION TIME IN 1T-FBRAM M. AOULAICHE, CH. CAILLAT* E. SIMOEN, G. GROESENEKEN AND M. JURCZAK IMEC, KAPELDREEF 75, B 3001 LEUVEN, BELGIUM * MICRON TECHNOLOGYBELGIUM, KAPELDREEF 75, 3001 LEUVEN, BELGIUM

2 INTRODUCTION 1T/1C DRAM 1T WL 1T DRAM 1T WL 1C Charge storage BL Charge storage BL compatible process with CMOS Scalable High density 2

3 OUTLINE I. Sample and experimental conditions II. Generation lifetime III. Field enhancement (trap assisted tunneling) IV. Band-to-band tunneling V. Retention time and distribution simulations VI. Conclusions IMEC 2012 MARC AOULAICHE 3

4 DEVICE PROCESSING UTBOX SOI: BOX=10nm and t Si =50nm STI formation Ground Plane doping Gate stack: 5nm SiO 2 / 5nm TiN+poly Spacer Selective Epitaxial Growth L=60nm and W=1µm T=85C, unless specified S/D implants and RTA Standard BEOL 4

5 PROGRAMMING SCHEME V[V] W rite 1 read read V D V G W rite t[n s] Holes generation by II BJT current on Holes removed from the source BJT current off 5

6 OUTLINE I. Sample and experimental conditions II. Generation lifetime III. Field enhancement (trap assisted tunneling) IV. Band-to-band tunneling V. Retention time and distribution simulations VI. Conclusions IMEC 2012 MARC AOULAICHE 6

7 RETENTION TIME MEASUREMENTS Current [µa/µm] E E E E E-03 Holding time[s] The retention time is due to the state-0 degradation by hole generation during the holding C.P[%] T=85 o C L=60nm Retention time [s] The retention time is distributed over 1 decade 7

8 GENERATION MECHANISMS Vertical view lateral view Surface generation VG=-2.5V Surface generation VB=+3V Q FG E C BBT TAT E C Q BG BOX Bulk generation Q Si 5nmSiO 2 Source E V Body Drain E V 10nmSiO 2 IMEC

9 With respect to SRH Bulk generation BULK / SURFACE GENERATION ( Etrap Ei ) = + ( Ei E τ g τ h. exp τ e.exp K. T K. T τ = e / h σ e / h 1. ν.n th trap Surface generation t K. T τ s = 2. Se. S Surface velocity h trap ) g[s] τ g Eit Ei Ei Eit si. Se.exp + Sh.exp S e / h = σe / h. νth. Nit K. T cm cm Et E V Key parameters N T : density of traps E T : trap energy level σ: Capture cross section 1.1 E C 9

10 GENERATION LIFETIME Bulk generation Effective generation lifetime τ eff = τ τ g g. τ s + τ s τeff f [s] Surface generation Effective generation lifetime E[eV] 10

11 MODEL EQUATIONS Continuity equation (assuming no diffusion and no generation due to external source) N h t N h N h, i = N h, eq τ ( t ) = N h, eq V body Nh ( t) ( t) t = Nh, eq. 1 exp τeff q t =. N h, equ. C. 1 exp Si τeff Vbody[V] ( ) Isense t t 1 Time [s] ( V body ( t) ) q. ( V body ( t) ) q. V S V + D = α. I F 0 exp 1 I exp R 0 1 K. T K. T 11

12 RETENTION TIME measurements simulations IBJT( t, 0.62) IBJT( t, 0.74) Ret 1 Ret t, t Ret 0, Ret 0, 20 With reasonable density of defects (10 15 cm -3,10 16 cm -3 ) longer retention times are obtained by simulations 12

13 OUTLINE I. Sample and experimental conditions II. Generation lifetime III. Field enhancement (trap assisted tunneling) IV. Band-to-band tunneling V. Retention time and distribution simulations VI. Conclusions IMEC 2012 MARC AOULAICHE 13

14 FIELD ENHANCEMENT Field enhancement factor impact on the generation lifetime 0.01 Field en nhancement factor Hurks model Poole Frenkel Dirac E max [V/cm] τ g = χ F τ h + Γ coul τg_pf( 0.62, Fmax) τ g [s] ( E T E.exp K B. T i ) + χ E Fmax max [V/cm] F τ e + Γ coul ( E i E.exp K B. T Coulombic field-enhancement term T ) Poole-Frenkel thermal emission enhancement factor 14

15 FIELD ENHANCEMENT Trap assisted tunneling Barrier lowering for a Coulombic well Barrier lowerin ng [ev] 0.2 Elow( Fmax) E( Emax ) = q. E π. ε. ε 0 max si E max [MV/cm] 0.1 Fmax For extension less junction E=0.18eV E T =E C -E A + E

16 RETENTION TIME FITTING The simulated retention time is reduced by the field enhancement 16

17 OUTLINE I. Sample and experimental conditions II. Generation lifetime III. Field enhancement (trap assisted tunneling) IV. Band-to-band tunneling V. Retention time and distribution simulations VI. Conclusions IMEC 2012 MARC AOULAICHE 17

18 BAND-TO-BAND TUNNELING MODEL EQUATIONS Generation Rate by BBT [1/s.cm 3 ] 1e25 1e20 1e15 1e10 1e5 1e0 ATLAS simulation Source V G,hold =-2.9V V G,hold =-1.9V Channel V G,HOLD -2.9 V -1.9 V Body Drain Source 35nm Lenght [nm] BBT Drain The tunneling generation rate : A = q RBBT 2 h 2m * 2 1/ 2. EG B = A. E γ exp E and B = E is the maximum field 2 π * 3/ 2 m. E 2 q. h G. Body potential change due to the generated holes Q( t) V Si ( t) = = C Si R BBT C Si. V. t. IMEC 2012 MARC AOULAICHE V=L dep xw dep xt Si 18

19 OUTLINE I. Sample and experimental conditions II. Generation lifetime III. Field enhancement (trap assisted tunneling) IV. Band-to-band tunneling V. Retention time and distribution simulations VI. Conclusions IMEC 2012 MARC AOULAICHE 19

20 LOW AND HIGH FIELD MECHANISMS ion time [s] Retenti Surface generation at the front interface N it =10 10 cm [cm -3 ] [cm -3 ] TAT [cm -3 ] BBT E[MV/cm] Field enhan ncement factor TAT Poole Frenkel E max [V/cm] E max [V/cm] BBT N it close to the junctions contribute to TAT TAT is the limiting mechanism for the retention time 20

21 RETENTION TIME FOR A SINGLE TRAP VERSUS E T Retention n time[ms] Temperature activation Single trapn T ~1.2x10 15 cm -3 E ~0.62eV A E ~0.56eV A /K.T[eV -1 ] time[s] Retention BBT limit at 0.7MV/cm E [ev] T E T variation from device to device 1 trap with a distribution in its energy level can induce a large retention time distribution 21

22 RETENTION TIME DISTRIBUTION Numb ber of traps E V Trap energy level [ev] Distribution of the defects density and their energy level in the Si band gap is assumed E C C..P[%] T=85 o C Simulated Measured Retention time [s] The retention time distribution is reproduced 22

23 OUTLINE I. Sample and experimental conditions II. Generation lifetime III. Field enhancement (trap assisted tunneling) IV. Band-to-band tunneling V. Retention time and distribution simulations VI. Conclusions IMEC 2012 MARC AOULAICHE 23

24 CONCLUSIONS TATisthedominantmechanismfortheretentiontime at low field. The origin of wide retention time distribution has been correlated with the distribution of G-R center in the Si band gap. Single defect with the Si midgap energy level can generate a leakage path affecting strongly the cell retention time. This can explain also the wide retention distribution. Tight control of such defects poses extreme challenge for the manufacturing of FBRAM IMEC 2012 MARC AOULAICHE 24

25

Scaling Issues in Planar FET: Dual Gate FET and FinFETs

Scaling Issues in Planar FET: Dual Gate FET and FinFETs Scaling Issues in Planar FET: Dual Gate FET and FinFETs Lecture 12 Dr. Amr Bayoumi Fall 2014 Advanced Devices (EC760) Arab Academy for Science and Technology - Cairo 1 Outline Scaling Issues for Planar

More information

Lecture #27. The Short Channel Effect (SCE)

Lecture #27. The Short Channel Effect (SCE) Lecture #27 ANNOUNCEMENTS Design Project: Your BJT design should meet the performance specifications to within 10% at both 300K and 360K. ( β dc > 45, f T > 18 GHz, V A > 9 V and V punchthrough > 9 V )

More information

Tunnel-FET: bridging the gap between prediction and experiment through calibration

Tunnel-FET: bridging the gap between prediction and experiment through calibration Tunnel-FET: bridging the gap between prediction and experiment through calibration Anne Verhulst Quentin Smets, Jasper Bizindavyi, Mazhar Mohammed, Devin Verreck, Salim El Kazzi, Alireza Alian, Yves Mols,

More information

Enhanced Mobility CMOS

Enhanced Mobility CMOS Enhanced Mobility CMOS Judy L. Hoyt I. Åberg, C. Ni Chléirigh, O. Olubuyide, J. Jung, S. Yu, E.A. Fitzgerald, and D.A. Antoniadis Microsystems Technology Laboratory MIT, Cambridge, MA 02139 Acknowledge

More information

L ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling

L ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling L13 04202017 ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling Scaling laws: Generalized scaling (GS) p. 610 Design steps p.613 Nanotransistor issues (page 626) Degradation

More information

Ultimately Scaled CMOS: DG FinFETs?

Ultimately Scaled CMOS: DG FinFETs? Ultimately Scaled CMOS: DG FinFETs? Jerry G. Fossum SOI Group Department of Electrical and Computer Engineering University of Florida Gainesville, FL 32611-6130 J. G. Fossum / 1 Outline Introduction -

More information

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006 UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Professor Ali Javey Fall 2006 Midterm 2 Name: SID: Closed book. Two sheets of notes are

More information

Modeling of dielectric reliability in copper damascene interconnect systems under BTS conditions

Modeling of dielectric reliability in copper damascene interconnect systems under BTS conditions Modeling of dielectric reliability in copper damascene interconnect systems under BTS conditions P. Bělský 1, R. Streiter 2, H. Wolf 2, S. E. Schulz 1,2, O. Aubel 3, and T. Gessner 1,2 1 Chemnitz University

More information

Section 12: Intro to Devices

Section 12: Intro to Devices Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si

More information

N ano scale l S il ii lco i n B ased N o nvo lat l i atl ie l M em ory r Chungwoo Kim, Ph.D.

N ano scale l S il ii lco i n B ased N o nvo lat l i atl ie l M em ory r Chungwoo Kim, Ph.D. cw_kim@samsung.com Acknowledgements Collaboration Funding Outline Introduction Current research status Nano fabrication Process Nanoscale patterning SiN thin film Si Nanoparticle Nano devices Nanoscale

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor

More information

Moores Law for DRAM. 2x increase in capacity every 18 months 2006: 4GB

Moores Law for DRAM. 2x increase in capacity every 18 months 2006: 4GB MEMORY Moores Law for DRAM 2x increase in capacity every 18 months 2006: 4GB Corollary to Moores Law Cost / chip ~ constant (packaging) Cost / bit = 2X reduction / 18 months Current (2008) ~ 1 micro-cent

More information

Solid State Device Fundamentals

Solid State Device Fundamentals Solid State Device Fundamentals ENS 345 Lecture Course by Alexander M. Zaitsev alexander.zaitsev@csi.cuny.edu Tel: 718 982 2812 Office 4N101b 1 Outline - Goals of the course. What is electronic device?

More information

EE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing

EE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing EE115C Winter 2017 Digital Electronic Circuits Lecture 3: MOS RC Model, CMOS Manufacturing Agenda MOS Transistor: RC Model (pp. 104-113) S R on D CMOS Manufacturing Process (pp. 36-46) S S C GS G G C GD

More information

Dark Current Analysis in High-speed Germanium p-i-n Waveguide Photodetectors

Dark Current Analysis in High-speed Germanium p-i-n Waveguide Photodetectors Dark Current Analysis in High-speed Germanium p-i-n Waveguide Photodetectors H. Chen, 1,2,a) P. Verheyen, 1 P. De Heyn, 1 G. Lepage, 1 J. De Coster, 1 S. Balakrishnan, 1 P. Absil, 1 G. Roelkens, 2 and

More information

MOSFET: Introduction

MOSFET: Introduction E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major

More information

Multiple Gate CMOS and Beyond

Multiple Gate CMOS and Beyond Multiple CMOS and Beyond Dept. of EECS, KAIST Yang-Kyu Choi Outline 1. Ultimate Scaling of MOSFETs - 3nm Nanowire FET - 8nm Non-Volatile Memory Device 2. Multiple Functions of MOSFETs 3. Summary 2 CMOS

More information

The Devices: MOS Transistors

The Devices: MOS Transistors The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor

More information

J. Price, 1,2 Y. Q. An, 1 M. C. Downer 1 1 The university of Texas at Austin, Department of Physics, Austin, TX

J. Price, 1,2 Y. Q. An, 1 M. C. Downer 1 1 The university of Texas at Austin, Department of Physics, Austin, TX Understanding process-dependent oxygen vacancies in thin HfO 2 /SiO 2 stacked-films on Si (100) via competing electron-hole injection dynamic contributions to second harmonic generation. J. Price, 1,2

More information

The Devices. Devices

The Devices. Devices The The MOS Transistor Gate Oxyde Gate Source n+ Polysilicon Drain n+ Field-Oxyde (SiO 2 ) p-substrate p+ stopper Bulk Contact CROSS-SECTION of NMOS Transistor Cross-Section of CMOS Technology MOS transistors

More information

Resonant photo-ionization of point defects in HfO 2 thin films observed by second-harmonic generation.

Resonant photo-ionization of point defects in HfO 2 thin films observed by second-harmonic generation. Optics of Surfaces & Interfaces - VIII September 10 th, 2009 Resonant photo-ionization of point defects in HfO 2 thin films observed by second-harmonic generation. Jimmy Price and Michael C. Downer Physics

More information

MOS Transistor I-V Characteristics and Parasitics

MOS Transistor I-V Characteristics and Parasitics ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes

More information

23.0 Review Introduction

23.0 Review Introduction EE650R: Reliability Physics of Nanoelectronic Devices Lecture 23: TDDB: Measurement of bulk trap density Date: Nov 13 2006 Classnotes: Dhanoop Varghese Review: Nauman Z Butt 23.0 Review In the last few

More information

Extensive reading materials on reserve, including

Extensive reading materials on reserve, including Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si

More information

EE5311- Digital IC Design

EE5311- Digital IC Design EE5311- Digital IC Design Module 1 - The Transistor Janakiraman V Assistant Professor Department of Electrical Engineering Indian Institute of Technology Madras Chennai October 28, 2017 Janakiraman, IITM

More information

DIFFUSION - Chapter 7

DIFFUSION - Chapter 7 DIFFUSION - Chapter 7 Doping profiles determine many short-channel characteristics in MOS devices. Resistance impacts drive current. Scaling implies all lateral and vertical dimensions scale by the same

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 29, 2019 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2019 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor

More information

Perpendicular MTJ stack development for STT MRAM on Endura PVD platform

Perpendicular MTJ stack development for STT MRAM on Endura PVD platform Perpendicular MTJ stack development for STT MRAM on Endura PVD platform Mahendra Pakala, Silicon Systems Group, AMAT Dec 16 th, 2014 AVS 2014 *All data in presentation is internal Applied generated data

More information

Recent Development of FinFET Technology for CMOS Logic and Memory

Recent Development of FinFET Technology for CMOS Logic and Memory Recent Development of FinFET Technology for CMOS Logic and Memory Chung-Hsun Lin EECS Department University of California at Berkeley Why FinFET Outline FinFET process Unique features of FinFET Mobility,

More information

MOS CAPACITOR AND MOSFET

MOS CAPACITOR AND MOSFET EE336 Semiconductor Devices 1 MOS CAPACITOR AND MOSFET Dr. Mohammed M. Farag Ideal MOS Capacitor Semiconductor Devices Physics and Technology Chapter 5 EE336 Semiconductor Devices 2 MOS Capacitor Structure

More information

Suppression of Gate-Induced Drain Leakage by Optimization of Junction Profiles in 22 nm and 32 nm SOI nfets

Suppression of Gate-Induced Drain Leakage by Optimization of Junction Profiles in 22 nm and 32 nm SOI nfets Suppression of Gate-Induced Drain Leakage by Optimization of Junction Profiles in 22 nm and 32 nm SOI nfets Andreas Schenk a,, a Integrated Systems Laboratory, ETH Zurich, Gloriastrasse 35, CH-8092, Switzerland

More information

MOSFET Capacitance Model

MOSFET Capacitance Model MOSFET Capacitance Model So far we discussed the MOSFET DC models. In real circuit operation, the device operates under time varying terminal voltages and the device operation can be described by: 1 small

More information

How a single defect can affect silicon nano-devices. Ted Thorbeck

How a single defect can affect silicon nano-devices. Ted Thorbeck How a single defect can affect silicon nano-devices Ted Thorbeck tedt@nist.gov The Big Idea As MOS-FETs continue to shrink, single atomic scale defects are beginning to affect device performance Gate Source

More information

Lecture 6: 2D FET Electrostatics

Lecture 6: 2D FET Electrostatics Lecture 6: 2D FET Electrostatics 2016-02-01 Lecture 6, High Speed Devices 2014 1 Lecture 6: III-V FET DC I - MESFETs Reading Guide: Liu: 323-337 (he mainly focuses on the single heterostructure FET) Jena:

More information

Spring Semester 2012 Final Exam

Spring Semester 2012 Final Exam Spring Semester 2012 Final Exam Note: Show your work, underline results, and always show units. Official exam time: 2.0 hours; an extension of at least 1.0 hour will be granted to anyone. Materials parameters

More information

Novel High-Efficiency Crystalline-Si-Based Compound. Heterojunction Solar Cells: HCT (Heterojunction with Compound. Thin-layer)

Novel High-Efficiency Crystalline-Si-Based Compound. Heterojunction Solar Cells: HCT (Heterojunction with Compound. Thin-layer) Electronic Supplementary Material (ESI) for Physical Chemistry Chemical Physics. This journal is the Owner Societies 2014 Supplementary Information for Novel High-Efficiency Crystalline-Si-Based Compound

More information

Theory of Electrical Characterization of Semiconductors

Theory of Electrical Characterization of Semiconductors Theory of Electrical Characterization of Semiconductors P. Stallinga Universidade do Algarve U.C.E.H. A.D.E.E.C. OptoElectronics SELOA Summer School May 2000, Bologna (It) Overview Devices: bulk Schottky

More information

Floating Gate Devices: Operation and Compact Modeling

Floating Gate Devices: Operation and Compact Modeling Floating Gate Devices: Operation and Compact Modeling Paolo Pavan (1), Luca Larcher (1) and Andrea MarmirolI (2) (1) Università di Modena e Reggio Emilia, Via Fogliani, 1 42100 Reggio Emilia (Italy) -

More information

Thin Film Transistors (TFT)

Thin Film Transistors (TFT) Thin Film Transistors (TFT) a-si TFT - α-si:h (Hydrogenated amorphous Si) deposited with a PECVD system (low temp. process) replaces the single crystal Si substrate. - Inverted staggered structure with

More information

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

! CMOS Process Enhancements. ! Semiconductor Physics.  Band gaps.  Field Effects. ! MOS Physics.  Cut-off.  Depletion. ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 3, 018 MOS Transistor Theory, MOS Model Lecture Outline! CMOS Process Enhancements! Semiconductor Physics " Band gaps " Field Effects!

More information

Lecture 30 The Short Metal Oxide Semiconductor Field Effect Transistor. November 15, 2002

Lecture 30 The Short Metal Oxide Semiconductor Field Effect Transistor. November 15, 2002 6.720J/3.43J Integrated Microelectronic Devices Fall 2002 Lecture 30 1 Lecture 30 The Short Metal Oxide Semiconductor Field Effect Transistor November 15, 2002 Contents: 1. Short channel effects Reading

More information

Ch/ChE 140a Problem Set #3 2007/2008 SHOW ALL OF YOUR WORK! (190 Points Total) Due Thursday, February 28 th, 2008

Ch/ChE 140a Problem Set #3 2007/2008 SHOW ALL OF YOUR WORK! (190 Points Total) Due Thursday, February 28 th, 2008 Ch/ChE 140a Problem Set #3 2007/2008 SHOW ALL OF YOUR WORK! (190 Points Total) Due Thursday, February 28 th, 2008 Please read chapter 6 (pp. 175-209) of Advanced Semiconductor Fundamentals by Pierret.

More information

MOS Transistor Theory

MOS Transistor Theory CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS

More information

LECTURE 3 MOSFETS II. MOS SCALING What is Scaling?

LECTURE 3 MOSFETS II. MOS SCALING What is Scaling? LECTURE 3 MOSFETS II Lecture 3 Goals* * Understand constant field and constant voltage scaling and their effects. Understand small geometry effects for MOS transistors and their implications modeling and

More information

Solid State Device Fundamentals

Solid State Device Fundamentals Solid State Device Fundamentals ENS 345 Lecture Course by Alexander M. Zaitsev alexander.zaitsev@csi.cuny.edu Tel: 718 982 2812 Office 4N101b 1 Outline - Goals of the course. What is electronic device?

More information

1. The MOS Transistor. Electrical Conduction in Solids

1. The MOS Transistor. Electrical Conduction in Solids Electrical Conduction in Solids!The band diagram describes the energy levels for electron in solids.!the lower filled band is named Valence Band.!The upper vacant band is named conduction band.!the distance

More information

Dark Current Limiting Mechanisms in CMOS Image Sensors

Dark Current Limiting Mechanisms in CMOS Image Sensors Dark Current Limiting Mechanisms in CMOS Image Sensors Dan McGrath BAE Systems Information and Electronic Systems Integration Inc., Lexington, MA 02421, USA,

More information

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2

More information

Quiz #1 Practice Problem Set

Quiz #1 Practice Problem Set Name: Student Number: ELEC 3908 Physical Electronics Quiz #1 Practice Problem Set? Minutes January 22, 2016 - No aids except a non-programmable calculator - All questions must be answered - All questions

More information

EECS130 Integrated Circuit Devices

EECS130 Integrated Circuit Devices EECS130 Integrated Circuit Devices Professor Ali Javey 10/30/2007 MOSFETs Lecture 4 Reading: Chapter 17, 19 Announcements The next HW set is due on Thursday. Midterm 2 is next week!!!! Threshold and Subthreshold

More information

Characterization of Charge Trapping and Dielectric Breakdown of HfAlOx/SiON Dielectric Gate Stack

Characterization of Charge Trapping and Dielectric Breakdown of HfAlOx/SiON Dielectric Gate Stack Characterization of Charge Trapping and Dielectric Breakdown of HfAlOx/SiON Dielectric Gate Stack Y. Pei, S. Nagamachi, H. Murakami, S. Higashi, S. Miyazaki, T. Kawahara and K. Torii Graduate School of

More information

This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented.

This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented. This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented. References IEICE Electronics Express, Vol.* No.*,*-* Effects of Gamma-ray radiation on

More information

R&D Issues for High-k Gate Dielectrics

R&D Issues for High-k Gate Dielectrics R&D Issues for High-k Gate Dielectrics T.P. Ma Yale University Spacer High-k Gate Dielectric Stack Source Drain Gate electrode, poly Upper interfacial region Bulk high-k film Lower interfacial region Substrate

More information

Single Event Effects: SRAM

Single Event Effects: SRAM Scuola Nazionale di Legnaro 29/3/2007 Single Event Effects: SRAM Alessandro Paccagnella Dipartimento di Ingegneria dell Informazione Università di Padova alessandro.paccagnella@unipd.it OUTLINE Introduction

More information

MOSFET SCALING ECE 663

MOSFET SCALING ECE 663 MOSFET SCALING Scaling of switches Moore s Law economics Moore s Law - #DRAM Bits per chip doubles every 18 months ~5% bigger chips/wafers ~5% design improvements ~50 % Lithography ability to print smaller

More information

A Multi-Gate CMOS Compact Model BSIMMG

A Multi-Gate CMOS Compact Model BSIMMG A Multi-Gate CMOS Compact Model BSIMMG Darsen Lu, Sriramkumar Venugopalan, Tanvir Morshed, Yogesh Singh Chauhan, Chung-Hsun Lin, Mohan Dunga, Ali Niknejad and Chenming Hu University of California, Berkeley

More information

Challenges in the introduction of Band to Band tunneling in semiclassical models for Tunnel-FETs. DIEGM - University of Udine, IU.

Challenges in the introduction of Band to Band tunneling in semiclassical models for Tunnel-FETs. DIEGM - University of Udine, IU. Challenges in the introduction of Band to Band tunneling in semiclassical models for Tunnel-FETs, L.De Michielis*, M.Iellina and L.Selmi DIEGM - University of Udine, IU.NET *EPFL Outline Context Quantum

More information

Chapter 7. The pn Junction

Chapter 7. The pn Junction Chapter 7 The pn Junction Chapter 7 PN Junction PN junction can be fabricated by implanting or diffusing donors into a P-type substrate such that a layer of semiconductor is converted into N type. Converting

More information

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1

More information

Fig The electron mobility for a-si and poly-si TFT.

Fig The electron mobility for a-si and poly-si TFT. Fig. 1-1-1 The electron mobility for a-si and poly-si TFT. Fig. 1-1-2 The aperture ratio for a-si and poly-si TFT. 33 Fig. 1-2-1 All kinds defect well. (a) is the Dirac well. (b) is the repulsive Columbic

More information

Make sure the exam paper has 9 pages (including cover page) + 3 pages of data for reference

Make sure the exam paper has 9 pages (including cover page) + 3 pages of data for reference UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Spring 2006 EE143 Midterm Exam #1 Family Name First name SID Signature Make sure the exam paper

More information

(a) (b) Supplementary Figure 1. (a) (b) (a) Supplementary Figure 2. (a) (b) (c) (d) (e)

(a) (b) Supplementary Figure 1. (a) (b) (a) Supplementary Figure 2. (a) (b) (c) (d) (e) (a) (b) Supplementary Figure 1. (a) An AFM image of the device after the formation of the contact electrodes and the top gate dielectric Al 2 O 3. (b) A line scan performed along the white dashed line

More information

Section 12: Intro to Devices

Section 12: Intro to Devices Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals Bond Model of Electrons and Holes Si Si Si Si Si Si Si Si Si Silicon

More information

MOS Transistor Properties Review

MOS Transistor Properties Review MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO

More information

Study of Carrier Transport in Strained and Unstrained SOI Tri-gate and Omega-gate Si Nanowire MOSFETs

Study of Carrier Transport in Strained and Unstrained SOI Tri-gate and Omega-gate Si Nanowire MOSFETs 42nd ESSDERC, Bordeaux, France, 17-21 Sept. 2012 A2L-E, High Mobility Devices, 18 Sept. Study of Carrier Transport in Strained and Unstrained SOI Tri-gate and Omega-gate Si Nanowire MOSFETs M. Koyama 1,4,

More information

8. Schottky contacts / JFETs

8. Schottky contacts / JFETs Technische Universität Graz Institute of Solid State Physics 8. Schottky contacts / JFETs Nov. 21, 2018 Technische Universität Graz Institute of Solid State Physics metal - semiconductor contacts Photoelectric

More information

Stretching the Barriers An analysis of MOSFET Scaling. Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa

Stretching the Barriers An analysis of MOSFET Scaling. Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa Stretching the Barriers An analysis of MOSFET Scaling Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa Why Small? Higher Current Lower Gate Capacitance Higher

More information

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor Triode Working FET Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor The characteristics of energy bands as a function of applied voltage. Surface inversion. The expression for the

More information

FLCC Seminar. Spacer Lithography for Reduced Variability in MOSFET Performance

FLCC Seminar. Spacer Lithography for Reduced Variability in MOSFET Performance 1 Seminar Spacer Lithography for Reduced Variability in MOSFET Performance Prof. Tsu-Jae King Liu Electrical Engineering & Computer Sciences Dept. University of California at Berkeley Graduate Student:

More information

SCHOTTKY BARRIER MOSFET DEVICE PHYSICS FOR CRYOGENIC APPLICATIONS

SCHOTTKY BARRIER MOSFET DEVICE PHYSICS FOR CRYOGENIC APPLICATIONS CHOTTKY BARRIER FET DEVICE PHYIC FOR CRYOGENIC APPLICATION Mike chwarz, Laurie E. Calvet, John P. nyder, Tillmann Krauss, Udo chwalke, Alexander Kloes cope OI and Multi-Gate FETs Dresden ept.3, 2018 New

More information

Modeling Total Ionizing Dose Effects in Deep Submicron Bulk CMOS Technologies. Michael McLain, Hugh Barnaby, Ivan Sanchez

Modeling Total Ionizing Dose Effects in Deep Submicron Bulk CMOS Technologies. Michael McLain, Hugh Barnaby, Ivan Sanchez MURI Modeling Total Ionizing Dose Effects in Deep Submicron Bulk CMOS Technologies Michael McLain, Hugh Barnaby, Ivan Sanchez Department of Electrical Engineering, Ira A. Fulton School of Engineering,

More information

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002 igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The evices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction

More information

Development of Radiation Hard Si Detectors

Development of Radiation Hard Si Detectors Development of Radiation Hard Si Detectors Dr. Ajay K. Srivastava On behalf of Detector Laboratory of the Institute for Experimental Physics University of Hamburg, D-22761, Germany. Ajay K. Srivastava

More information

Lecture 5: CMOS Transistor Theory

Lecture 5: CMOS Transistor Theory Lecture 5: CMOS Transistor Theory Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline q q q q q q q Introduction MOS Capacitor nmos I-V Characteristics

More information

Lecture 4 - Carrier generation and recombination. February 12, 2007

Lecture 4 - Carrier generation and recombination. February 12, 2007 6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 4-1 Contents: Lecture 4 - Carrier generation and recombination 1. G&R mechanisms February 12, 2007 2. Thermal equilibrium: principle

More information

Prospects for Ge MOSFETs

Prospects for Ge MOSFETs Prospects for Ge MOSFETs Sematech Workshop December 4, 2005 Dimitri A. Antoniadis Microsystems Technology Laboratories MIT Sematech Workshop 2005 1 Channel Transport - I D I D =WQ i (x 0 )v xo v xo : carrier

More information

Schottky diodes. JFETs - MESFETs - MODFETs

Schottky diodes. JFETs - MESFETs - MODFETs Technische Universität Graz Institute of Solid State Physics Schottky diodes JFETs - MESFETs - MODFETs Quasi Fermi level When the charge carriers are not in equilibrium the Fermi energy can be different

More information

12. Memories / Bipolar transistors

12. Memories / Bipolar transistors Technische Universität Graz Institute of Solid State Physics 12. Memories / Bipolar transistors Jan. 9, 2019 Technische Universität Graz Institute of Solid State Physics Exams January 31 March 8 May 17

More information

EE410 vs. Advanced CMOS Structures

EE410 vs. Advanced CMOS Structures EE410 vs. Advanced CMOS Structures Prof. Krishna S Department of Electrical Engineering S 1 EE410 CMOS Structure P + poly-si N + poly-si Al/Si alloy LPCVD PSG P + P + N + N + PMOS N-substrate NMOS P-well

More information

TCAD Modeling of Stress Impact on Performance and Reliability

TCAD Modeling of Stress Impact on Performance and Reliability TCAD Modeling of Stress Impact on Performance and Reliability Xiaopeng Xu TCAD R&D, Synopsys March 16, 2010 SEMATECH Workshop on Stress Management for 3D ICs using Through Silicon Vias 1 Outline Introduction

More information

Simple Theory of the Ballistic Nanotransistor

Simple Theory of the Ballistic Nanotransistor Simple Theory of the Ballistic Nanotransistor Mark Lundstrom Purdue University Network for Computational Nanoechnology outline I) Traditional MOS theory II) A bottom-up approach III) The ballistic nanotransistor

More information

Negative Bias Temperature Instability (NBTI) Physics, Materials, Process, and Circuit Issues. Dieter K. Schroder Arizona State University Tempe, AZ

Negative Bias Temperature Instability (NBTI) Physics, Materials, Process, and Circuit Issues. Dieter K. Schroder Arizona State University Tempe, AZ Negative Bias Temperature Instability (NBTI) Physics, Materials, Process, and Circuit Issues Dieter K. Schroder Arizona State University Tempe, AZ Introduction What is NBTI? Material Issues Device Issues

More information

Optimization of the Dielectric Constant of a Blocking Dielectric in the Nonvolatile Memory Based on Silicon Nitride

Optimization of the Dielectric Constant of a Blocking Dielectric in the Nonvolatile Memory Based on Silicon Nitride ISSN 8756-699, Optoelectronics, Instrumentation and Data Processing, 9, Vol. 45, No. 4, pp. 48 5. c Allerton Press, Inc., 9. Original Russian Text c Y. N. Novikov, V. A. Gritsenko, K. A. Nasyrov, 9, published

More information

EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation EEC 118 Lecture #2: MOSFET Structure and Basic Operation Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Announcements Lab 1 this week, report due next week Bring

More information

CLASS 3&4. BJT currents, parameters and circuit configurations

CLASS 3&4. BJT currents, parameters and circuit configurations CLASS 3&4 BJT currents, parameters and circuit configurations I E =I Ep +I En I C =I Cp +I Cn I B =I BB +I En -I Cn I BB =I Ep -I Cp I E = I B + I C I En = current produced by the electrons injected from

More information

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002 Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction

More information

Student Number: CARLETON UNIVERSITY SELECTED FINAL EXAMINATION QUESTIONS

Student Number: CARLETON UNIVERSITY SELECTED FINAL EXAMINATION QUESTIONS Name: CARLETON UNIVERSITY SELECTE FINAL EXAMINATION QUESTIONS URATION: 6 HOURS epartment Name & Course Number: ELEC 3908 Course Instructors: S. P. McGarry Authorized Memoranda: Non-programmable calculators

More information

Modelling of Diamond Devices with TCAD Tools

Modelling of Diamond Devices with TCAD Tools RADFAC Day - 26 March 2015 Modelling of Diamond Devices with TCAD Tools A. Morozzi (1,2), D. Passeri (1,2), L. Servoli (2), K. Kanxheri (2), S. Lagomarsino (3), S. Sciortino (3) (1) Engineering Department

More information

Lecture 4: CMOS Transistor Theory

Lecture 4: CMOS Transistor Theory Introduction to CMOS VLSI Design Lecture 4: CMOS Transistor Theory David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Outline q Introduction q MOS Capacitor q

More information

ELEC 3908, Physical Electronics, Lecture 23. The MOSFET Square Law Model

ELEC 3908, Physical Electronics, Lecture 23. The MOSFET Square Law Model ELEC 3908, Physical Electronics, Lecture 23 The MOSFET Square Law Model Lecture Outline As with the diode and bipolar, have looked at basic structure of the MOSFET and now turn to derivation of a current

More information

High Mobility Materials and Novel Device Structures for High Performance Nanoscale MOSFETs

High Mobility Materials and Novel Device Structures for High Performance Nanoscale MOSFETs High Mobility Materials and Novel Device Structures for High Performance Nanoscale MOSFETs Prof. (Dr.) Tejas Krishnamohan Department of Electrical Engineering Stanford University, CA & Intel Corporation

More information

Simulating Negative Bias Temperature Instability of p-mosfets

Simulating Negative Bias Temperature Instability of p-mosfets Simulating Negative Bias Temperature Instability of p-mosfets Introduction The degradation of MOSFET devices having relatively thin oxide layers is generally accepted as being mainly associated with the

More information

HOT-CARRIER RELIABILITY SIMULATION IN AGGRESSIVELY SCALED MOS TRANSISTORS. Manish P. Pagey. Dissertation. Submitted to the Faculty of the

HOT-CARRIER RELIABILITY SIMULATION IN AGGRESSIVELY SCALED MOS TRANSISTORS. Manish P. Pagey. Dissertation. Submitted to the Faculty of the HOT-CARRIER RELIABILITY SIMULATION IN AGGRESSIVELY SCALED MOS TRANSISTORS By Manish P. Pagey Dissertation Submitted to the Faculty of the Graduate School of Vanderbilt University in partial fulfillment

More information

SILICON AVALANCHE PHOTODIODES ARRAY FOR PARTICLE DETECTOR: MODELLING AND FABRICATION

SILICON AVALANCHE PHOTODIODES ARRAY FOR PARTICLE DETECTOR: MODELLING AND FABRICATION SILICON AVALANCHE PHOTODIODES ARRAY FOR PARTICLE DETECTOR: ODELLING AND FABRICATION Alexandre Khodin, Dmitry Shvarkov, Valery Zalesski Institute of Electronics, National Academy of Sciences of Belarus

More information

Typical example of the FET: MEtal Semiconductor FET (MESFET)

Typical example of the FET: MEtal Semiconductor FET (MESFET) Typical example of the FET: MEtal Semiconductor FET (MESFET) Conducting channel (RED) is made of highly doped material. The electron concentration in the channel n = the donor impurity concentration N

More information

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel

More information

Lessons Learned from Low-Frequency Noise Studies on Fully Depleted UTBOX Silicon-on-Insulator nmosfets

Lessons Learned from Low-Frequency Noise Studies on Fully Depleted UTBOX Silicon-on-Insulator nmosfets Lessons Learned from Low-Frequency Noise Studies on Fully Depleted UTBOX Silicon-on-Insulator nmosfets E. Simoen, M. Aoulaiche, S.D. Dos Santos, J.A. Martino, V. Strobel, Bogdan Cretu, Jean-Marc Routoure,

More information

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

! CMOS Process Enhancements. ! Semiconductor Physics.  Band gaps.  Field Effects. ! MOS Physics.  Cut-off.  Depletion. ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 9, 019 MOS Transistor Theory, MOS Model Lecture Outline CMOS Process Enhancements Semiconductor Physics Band gaps Field Effects

More information

A final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room).

A final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room). A final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room). The Final Exam will take place from 12:30PM to 3:30PM on Saturday May 12 in 60 Evans.» All of

More information

Advanced Flash and Nano-Floating Gate Memories

Advanced Flash and Nano-Floating Gate Memories Advanced Flash and Nano-Floating Gate Memories Mater. Res. Soc. Symp. Proc. Vol. 1337 2011 Materials Research Society DOI: 10.1557/opl.2011.1028 Scaling Challenges for NAND and Replacement Memory Technology

More information