Lecture 38 - Bipolar Junction Transistor (cont.) May 9, 2007
|
|
- Grant Rose
- 5 years ago
- Views:
Transcription
1 6.72J/3.43J - Integrated Microelectronic Devices - Spring 27 Lecture 38-1 Lecture 38 - Bipolar Junction Transistor (cont.) May 9, 27 Contents: 1. Non-ideal effects in BJT in FAR Reading material: del Alamo, Ch. 11, 11.5 ( , , , but only qualitatively)
2 6.72J/3.43J - Integrated Microelectronic Devices - Spring 27 Lecture 38-2 Key questions Why are the output characteristics of a BJT in FAR not perfectly flat? What is the maximum voltage that the collector of a BJT can sustain in FAR? What are the key design issues for the breakdown voltage? Why does the performance of a BJT degrade at high collector current? How does one model the base resistance in a BJT?
3 6.72J/3.43J - Integrated Microelectronic Devices - Spring 27 Lecture Non-ideal effects in BJT Base-width modulation V BE and V BC affect x BE and x BC, respectively W B = f(v BE,V BC ). log N log N N E N E N B N B N C N C x BE x BC x x BE x BC x thermal equilibrium (V BE =V BC =) forward active (V BE >, V BC <) Early effect: impact of V BC on W B V BC x BC W B I C,I B unchanged Reverse Early effect: impact of V BE on W B V BE x BE W B smaller I C than ideal β F,I B unchanged
4 6.72J/3.43J - Integrated Microelectronic Devices - Spring 27 Lecture 38-4 Early effect: impact of V BC on W B I C = f(v BC ) n n B () n B (x) I C n n B (W B )= i 2 N B W B (V BC ) x V BC more negative W B (V BC ) I C (V BC ) To capture first-order impact, linearize W B (V BC ): V A is Early voltage: V BC W B (V BC ) W B (V BC = )(1 + ) V A Impact on I C : V A = qn B W Bo C jco I C (V BC =) V BC I C (V BC ) I C (V BC = )(1 ) 1+ V BC V V A A Also, since I B unchanged: β F (V BC =) V BC β F (V BC )= β F (V BC = )(1 ) 1+ V BC V V A A
5 6.72J/3.43J - Integrated Microelectronic Devices - Spring 27 Lecture 38-5 Manifestation of Early effect in output characteristics: I C I B I B = -V A V CE Main consequence of Early effect: finite slope in output characteristics in FAR: output conductance. B + C jc C v be C π +C je gπ g m v be g o - E with g o given by: I C g o = VA
6 6.72J/3.43J - Integrated Microelectronic Devices - Spring 27 Lecture 38-6 Avalanche breakdown Sudden rise in I C for large reverse V CB. Key issue: breakdown voltage depends on terminal configuration: I C V CE V CB I B = I E = BV CEO BV CBO V CE Experimental observation: BV CEO <BV CBO
7 6.72J/3.43J - Integrated Microelectronic Devices - Spring 27 Lecture 38-7 Common-base configuration: breakdown as in isolated p-n junction n-emitter p-base n-collector I E = I C breakdown when M V BC < Common-emitter configuration: BE and BC junctions interact in a positive feedback loop n-emitter p-base n-collector I C I B = With I B = (or fixed), holes generated in B-C junction must be injected into E B-E goes into forward bias I C. Breakdown occurs at finite M and enhanced by high β F : V CE 1 M crit 1+ βf
8 6.72J/3.43J - Integrated Microelectronic Devices - Spring 27 Lecture 38-8 Key dependencies: N C BV CEO,BV CBO β F BV CEO but BV CBO unchanged don t want more β F than necessary!. Yamaguchi, T., et. al. "Process and Device Characterization for a 3-GHz ft Submicrometer Double Poly-Si Bipolar Technology Using BF2 -implanted Base with Rapid Thermal Process." IEEE Transactions on Electron Devices 4, no. 8 (1993): Copyright 1993 IEEE. Used with permission.
9 6.72J/3.43J - Integrated Microelectronic Devices - Spring 27 Lecture 38-9 High collector current effects As I C, electron velocity in collector. But, there is a limit: v sat. Then, as I C approaches: I CK = qa E N C v sat the electrostatics of the collector are profoundly modified transistor performance degrades: βf log f T ideal 1 β Fo 2πτF ideal actual f Tpk actual 1 I C2 log I C I Cpk log I C To first order: I C2 I Cpk I CK
10 6.72J/3.43J - Integrated Microelectronic Devices - Spring 27 Lecture 38-1 Main origin: formation of current-induced base inside collector SCR effective quasi-neutral base width β F new delay component f Tpk Key design issue: N C N C I CK f Tpk Experiments [Crabbé IEDM 1993]: SiGe base Si base Key trade-off: Crabbe, E.F., et. al. "Vertical Profile Optimization of Very High Frequency Epitaxial Si and SiGe-base Bipolar Transistors." Technical Digest of the International Electron Devices Meeting, Washington, DC, December 5-8, Piscataway, NJ: Institute of Electrical and Electronics Engineers, 1993, pp ISBN: Copyright 1993 IEEE. Used with permission. N C BV
11 6.72J/3.43J - Integrated Microelectronic Devices - Spring 27 Lecture Base resistance Very important parasitic for digital and analog applications. S E B E B L E R Bext R Bint n+ p n Two components to R B : C external: associated with ohmic contact to base and lateral flow through extrinsic base internal: associated with intrinsic base R B = R Bext + R Bint Important issues: 1. R Bint is distributed: how does it scale? 2. Non-linear behavior of R Bint for high I B
12 6.72J/3.43J - Integrated Microelectronic Devices - Spring 27 Lecture Low-current resistance (in absence of debiasing) Define lateral resistance of intrinsic base: S E R blat = R shb L E With: 1 R shb = qμb N B W B Clearly, R Bint <R blat because not all I B flows across entire intrinsic base. But, what is proportionality constant?
13 6.72J/3.43J - Integrated Microelectronic Devices - Spring 27 Lecture BJT with one base contact: B S E E L E p n+ I B J he (y) I B A E S E y i B (y) I B S E y Assume small ohmic drop along base i B (x) uniformly distributed: x i B (x) = I B (1 ) S E R Bint obtained by examining power dissipation in base: Then: p B = I B 2 R Bint = S E i 2 B(x) Rshb 2 dx = I 1 S E B R shb L E 3 L E 1 S E 1 R Bint = R shb = R blat 3 L E 3
14 6.72J/3.43J - Integrated Microelectronic Devices - Spring 27 Lecture BJT with two base contacts: B S E E L E p n+ I B 2 I B 2 J he (y) I B A E S E y i B (y) I B 2 S E 2 S E y Now: I B 2x S E i B (x) = (1 ) for x 2 S E 2 I B 2x S E i B (x) = ( 1) for x S E 2 S E 2 Intrinsic base resistance: R Bint = 1 12 R blat This is a quarter of the design with one-base contact.
15 6.72J/3.43J - Integrated Microelectronic Devices - Spring 27 Lecture Total base resistance is: R B = R Bext + R Bint To get small R B : minimize R Bext self-aligned process minimize R Bint use two base contacts takes more space increase W B degrades frequency response increase N B hard, costly, C je,bv EBO decrease S E (scaling!) costly
16 6.72J/3.43J - Integrated Microelectronic Devices - Spring 27 Lecture Useful observation: trade-off between R B and I C Remember: Then: qv BE qa E n 2 i D B qv BE I C = I S exp = exp kt N B W B kt J C 2 2 qv BE = q n i D B μ B exp kt R shb rather independent of N B or doping profile. [from Tang TED 27, 563 (198)] Tang, D. D. "Heavy Doping Effects in p-n-p Bipolar Transistors." IEEE Transactions on Electron Devices 27, no. 3 (198): Copyright 198 IEEE. Used with permission.
17 6.72J/3.43J - Integrated Microelectronic Devices - Spring 27 Lecture ) Non-linear behavior of R B More accurate equivalent circuit model of distributed R B : S E B E B L E R Bext n+ p R Bint j B (x) I B A E S E x i B (x) I B 2 S E S E x 2 Non-linear B-E diode current non-uniform current distribution across base: base resistance debiases center of base current crowds at edges of base
18 6.72J/3.43J - Integrated Microelectronic Devices - Spring 27 Lecture Analytical model possible (but not pretty). General behavior of R Bint : R Bint 1 Rblat 12 For negligible debiasing to occur: kt I B R blat <.2 q log I B R Bin drops by 5% at: kt I B R blat 6 q Overall behavior of R B : R B 1 Rblat +R Bext 12 R Bext log I B
19 6.72J/3.43J - Integrated Microelectronic Devices - Spring 27 Lecture Consequences of base debiasing: R B depends on I B R B depends on V BE and I C Weng, J., J. Holz, and T. F. Meister. "New Method to Determine the Base Resistance of Bipolar Transistors." IEEE Electron Device Letters 13, no. 3 (1992): Copyright 1992 IEEE. Used with permission. For high current, R Bint R B R Bext and independent of S E.
20 6.72J/3.43J - Integrated Microelectronic Devices - Spring 27 Lecture 38-2 Non-linear behavior of R Bint : small-signal resistance large-signal resistance Ohmic drop in R B : V B = R B I B Then, small-signal base resistance: dv B dr B r B = = R B + I B di B di B Since I B R B : r B R B R Bint,r Bint 1 12 R blat r Bint R Bint log I B
21 6.72J/3.43J - Integrated Microelectronic Devices - Spring 27 Lecture Consequences of R B : R B has no direct impact on f T, but has indirect impact through constraint in base design. Actually, f T,pk does not appear correlated to R B (f T,pk dominated by N C ): r B crucially important to noise r B C jc important time constant in high-frequency operation of BJT
22 6.72J/3.43J - Integrated Microelectronic Devices - Spring 27 Lecture Key conclusions Early effect: modulation of W B by V BC output conductance in output characteristics. I C g o = VA Base-width modulation effects affect I S and β F, but not I B. In avalanche breakdown in a BJT: BV CEO <BV CBO because of transistor current gain. β F BV CEO w/o affecting BV CBO. Key device design issue in avalanche breakdown: N C BV s At high collector current, velocity saturation of electrons in collector performance degrades: β F,f T Maximum current: Two components in R B : I Cpk qa E N C v sat R Bext : associated with ohmic contact and transport through extrinsic base
23 6.72J/3.43J - Integrated Microelectronic Devices - Spring 27 Lecture R Bint : associated with intrinsic base R Bint is a distributed resistance R Bint <R blat R Bint is non linear in I B. Consequence of non-linearity of R Bint at high I B : small-signal resistance different from large-signal resistance. Three technological approaches to reduce R B : use two base contacts use self-aligned process decrease S E Fundamental trade-off between I C and R shb.
ELEC 3908, Physical Electronics, Lecture 18. The Early Effect, Breakdown and Self-Heating
ELEC 3908, Physical Electronics, Lecture 18 The Early Effect, Breakdown and Self-Heating Lecture Outline Previous 2 lectures analyzed fundamental static (dc) carrier transport in the bipolar transistor
More informationLecture 35 - Bipolar Junction Transistor (cont.) November 27, Current-voltage characteristics of ideal BJT (cont.)
6.720J/3.43J - Integrated Microelectronic Devices - Fall 2002 Lecture 35-1 Lecture 35 - Bipolar Junction Transistor (cont.) November 27, 2002 Contents: 1. Current-voltage characteristics of ideal BJT (cont.)
More informationLecture 19 - p-n Junction (cont.) October 18, Ideal p-n junction out of equilibrium (cont.) 2. pn junction diode: parasitics, dynamics
6.720J/3.43J - Integrated Microelectronic Devices - Fall 2002 Lecture 19-1 Lecture 19 - p-n Junction (cont.) October 18, 2002 Contents: 1. Ideal p-n junction out of equilibrium (cont.) 2. pn junction diode:
More informationELEC 3908, Physical Electronics, Lecture 19. BJT Base Resistance and Small Signal Modelling
ELEC 3908, Physical Electronics, Lecture 19 BJT Base Resistance and Small Signal Modelling Lecture Outline Lecture 17 derived static (dc) injection model to predict dc currents from terminal voltages This
More informationBipolar junction transistor operation and modeling
6.01 - Electronic Devices and Circuits Lecture 8 - Bipolar Junction Transistor Basics - Outline Announcements Handout - Lecture Outline and Summary; Old eam 1's on Stellar First Hour Eam - Oct. 8, 7:30-9:30
More informationLecture 16 - The pn Junction Diode (II) Equivalent Circuit Model. April 8, 2003
6.012 - Microelectronic Devices and Circuits - Spring 2003 Lecture 16-1 Lecture 16 - The pn Junction Diode (II) Equivalent Circuit Model April 8, 2003 Contents: 1. I-V characteristics (cont.) 2. Small-signal
More informationFinal Examination EE 130 December 16, 1997 Time allotted: 180 minutes
Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2
More informationLecture 17 - The Bipolar Junction Transistor (I) Forward Active Regime. April 10, 2003
6.012 - Microelectronic Devices and Circuits - Spring 2003 Lecture 17-1 Lecture 17 - The Bipolar Junction Transistor (I) Contents: Forward Active Regime April 10, 2003 1. BJT: structure and basic operation
More informationDigital Integrated CircuitDesign
Digital Integrated CircuitDesign Lecture 5a Bipolar Transistor Dep. Region Neutral Base n(0) b B C n b0 P C0 P e0 P C xn 0 xp 0 x n(w) b W B Adib Abrishamifar EE Department IUST Contents Bipolar Transistor
More informationECE-305: Spring 2018 Final Exam Review
C-305: Spring 2018 Final xam Review Pierret, Semiconductor Device Fundamentals (SDF) Chapters 10 and 11 (pp. 371-385, 389-403) Professor Peter Bermel lectrical and Computer ngineering Purdue University,
More informationELEC 3908, Physical Electronics, Lecture 17. Bipolar Transistor Injection Models
LC 3908, Physical lectronics, Lecture 17 Bipolar Transistor njection Models Lecture Outline Last lecture looked at qualitative operation of the BJT, now want to develop a quantitative model to predict
More information6.012 Electronic Devices and Circuits
Page 1 of 1 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.12 Electronic Devices and Circuits Exam No. 1 Wednesday, October 7, 29 7:3 to 9:3
More informationLecture 15 - The pn Junction Diode (I) I-V Characteristics. November 1, 2005
6.012 - Microelectronic Devices and Circuits - Fall 2005 Lecture 15-1 Lecture 15 - The pn Junction Diode (I) I-V Characteristics November 1, 2005 Contents: 1. pn junction under bias 2. I-V characteristics
More informationLecture 17. The Bipolar Junction Transistor (II) Regimes of Operation. Outline
Lecture 17 The Bipolar Junction Transistor (II) Regimes of Operation Outline Regimes of operation Large-signal equivalent circuit model Output characteristics Reading Assignment: Howe and Sodini; Chapter
More informationRecitation 17: BJT-Basic Operation in FAR
Recitation 17: BJT-Basic Operation in FAR BJT stands for Bipolar Junction Transistor 1. Can be thought of as two p-n junctions back to back, you can have pnp or npn. In analogy to MOSFET small current
More informationLecture 20 - p-n Junction (cont.) October 21, Non-ideal and second-order effects
6.70J/3.43J - Integrated Microelectronic Devices - Fall 00 Lecture 0-1 Lecture 0 - p-n Junction (cont.) October 1, 00 Contents: 1. Non-ideal and second-order effects Reading assignment: del Alamo, Ch.
More informationDevice Physics: The Bipolar Transistor
Monolithic Amplifier Circuits: Device Physics: The Bipolar Transistor Chapter 4 Jón Tómas Guðmundsson tumi@hi.is 2. Week Fall 2010 1 Introduction In analog design the transistors are not simply switches
More informationBJT - Mode of Operations
JT - Mode of Operations JTs can be modeled by two back-to-back diodes. N+ P N- N+ JTs are operated in four modes. HO #6: LN 251 - JT M Models Page 1 1) Forward active / normal junction forward biased junction
More informationIntroduction to Power Semiconductor Devices
ECE442 Power Semiconductor Devices and Integrated Circuits Introduction to Power Semiconductor Devices Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Power Semiconductor Devices Applications System Ratings
More informationLecture 16 The pn Junction Diode (III)
Lecture 16 The pn Junction iode (III) Outline I V Characteristics (Review) Small signal equivalent circuit model Carrier charge storage iffusion capacitance Reading Assignment: Howe and Sodini; Chapter
More informationPeak Electric Field. Junction breakdown occurs when the peak electric field in the PN junction reaches a critical value. For the N + P junction,
Peak Electric Field Junction breakdown occurs when the peak electric field in the P junction reaches a critical value. For the + P junction, qa E ( x) ( xp x), s W dep 2 s ( bi Vr ) 2 s potential barrier
More informationfigure shows a pnp transistor biased to operate in the active mode
Lecture 10b EE-215 Electronic Devices and Circuits Asst Prof Muhammad Anis Chaudhary BJT: Device Structure and Physical Operation The pnp Transistor figure shows a pnp transistor biased to operate in the
More informationRegional Approach Methods for SiGe HBT compact modeling
Regional Approach Methods for SiGe HBT compact modeling M. Schroter 1),2) and H. Tran 2) 1) ECE Dept., University of California San Diego, La Jolla, CA, USA 2) Chair for Electron Devices and Integr. Circuits,
More informationLecture 17 The Bipolar Junction Transistor (I) Forward Active Regime
Lecture 17 The Bipolar Junction Transistor (I) Forward Active Regime Outline The Bipolar Junction Transistor (BJT): structure and basic operation I V characteristics in forward active regime Reading Assignment:
More informationBreakdown mechanisms in advanced SiGe HBTs: scaling and TCAD calibration
Breakdown mechanisms in advanced SiGe HBTs: scaling and TCAD calibration T. Rosenbaum 1,2,3, D. Céli 1, M. Schröter 2, C. Maneux 3 Bipolar ArbeitsKreis Unterpremstätten, Austria, November 6, 2015 1 STMicroelectronics,
More informationBipolar Junction Transistor (BJT) - Introduction
Bipolar Junction Transistor (BJT) - Introduction It was found in 1948 at the Bell Telephone Laboratories. It is a three terminal device and has three semiconductor regions. It can be used in signal amplification
More informationEE105 - Fall 2006 Microelectronic Devices and Circuits
EE105 - Fall 2006 Microelectronic Devices and Circuits Prof. Jan M. Rabaey (jan@eecs) Lecture 21: Bipolar Junction Transistor Administrative Midterm Th 6:30-8pm in Sibley Auditorium Covering everything
More informationECE 497 JS Lecture - 12 Device Technologies
ECE 497 JS Lecture - 12 Device Technologies Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 NMOS Transistor 2 ρ Source channel charge density
More informationCharge-storage related parameter calculation for Si and SiGe bipolar transistors from device simulation
Charge-storage related parameter calculation for Si and SiGe bipolar transistors from device simulation M. Schroter ),) and H. Tran ) ) ECE Dept., University of California San Diego, La Jolla, CA, USA
More informationLecture 29 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 20, 2007
6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 29-1 Lecture 29 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 20, 2007 Contents: 1. Non-ideal and second-order
More informationLecture 28 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 18, 2007
6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 28-1 Lecture 28 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 18, 2007 Contents: 1. Second-order and
More informationSession 6: Solid State Physics. Diode
Session 6: Solid State Physics Diode 1 Outline A B C D E F G H I J 2 Definitions / Assumptions Homojunction: the junction is between two regions of the same material Heterojunction: the junction is between
More informationChapter 13 Small-Signal Modeling and Linear Amplification
Chapter 13 Small-Signal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 13-1 Chapter Goals Understanding of concepts related to: Transistors
More informationSpring Semester 2012 Final Exam
Spring Semester 2012 Final Exam Note: Show your work, underline results, and always show units. Official exam time: 2.0 hours; an extension of at least 1.0 hour will be granted to anyone. Materials parameters
More informationFundamentals of Semiconductor Physics
Fall 2007 Fundamentals of Semiconductor Physics 万 歆 Zhejiang Institute of Modern Physics xinwan@zimp.zju.edu.cn http://zimp.zju.edu.cn/~xinwan/ Transistor technology evokes new physics The objective of
More informationLecture 13 - Carrier Flow (cont.), Metal-Semiconductor Junction. October 2, 2002
6.72J/3.43J - Integrated Microelectronic Devices - Fall 22 Lecture 13-1 Contents: Lecture 13 - Carrier Flow (cont.), Metal-Semiconductor Junction October 2, 22 1. Transport in space-charge and high-resistivity
More informationLecture 17 - p-n Junction. October 11, Ideal p-n junction in equilibrium 2. Ideal p-n junction out of equilibrium
6.72J/3.43J - Integrated Microelectronic Devices - Fall 22 Lecture 17-1 Lecture 17 - p-n Junction October 11, 22 Contents: 1. Ideal p-n junction in equilibrium 2. Ideal p-n junction out of equilibrium
More informationTransistor Characteristics and A simple BJT Current Mirror
Transistor Characteristics and A simple BJT Current Mirror Current-oltage (I-) Characteristics Device Under Test DUT i v T T 1 R X R X T for test Independent variable on horizontal axis Could force current
More informationSchottky Rectifiers Zheng Yang (ERF 3017,
ECE442 Power Semiconductor Devices and Integrated Circuits Schottky Rectifiers Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Power Schottky Rectifier Structure 2 Metal-Semiconductor Contact The work function
More informationLecture 7 - Carrier Drift and Diffusion (cont.) February 20, Non-uniformly doped semiconductor in thermal equilibrium
6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 7-1 Lecture 7 - Carrier Drift and Diffusion (cont.) February 20, 2007 Contents: 1. Non-uniformly doped semiconductor in thermal equilibrium
More informationLecture 10 - Carrier Flow (cont.) February 28, 2007
6.720J/3.43J Integrated Microelectronic Devices - Spring 2007 Lecture 10-1 Lecture 10 - Carrier Flow (cont.) February 28, 2007 Contents: 1. Minority-carrier type situations Reading assignment: del Alamo,
More informationCLASS 3&4. BJT currents, parameters and circuit configurations
CLASS 3&4 BJT currents, parameters and circuit configurations I E =I Ep +I En I C =I Cp +I Cn I B =I BB +I En -I Cn I BB =I Ep -I Cp I E = I B + I C I En = current produced by the electrons injected from
More informationEE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR
EE 23 Lecture 3 THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR Quiz 3 Determine I X. Assume W=u, L=2u, V T =V, uc OX = - 4 A/V 2, λ= And the number is? 3 8 5 2? 6 4 9 7 Quiz 3
More informationLecture 4 - PN Junction and MOS Electrostatics (I) Semiconductor Electrostatics in Thermal Equilibrium September 20, 2005
6.012 - Microelectronic Devices and Circuits - Fall 2005 Lecture 4-1 Contents: Lecture 4 - PN Junction and MOS Electrostatics (I) Semiconductor Electrostatics in Thermal Equilibrium September 20, 2005
More informationDecemb er 20, Final Exam
Fall 2002 6.720J/3.43J Integrated Microelectronic Devices Prof. J. A. del Alamo Decemb er 20, 2002 - Final Exam Name: General guidelines (please read carefully b efore starting): Make sure to write your
More informationLecture 8 - Carrier Drift and Diffusion (cont.), Carrier Flow. February 21, 2007
6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 8-1 Lecture 8 - Carrier Drift and Diffusion (cont.), Carrier Flow February 21, 2007 Contents: 1. Quasi-Fermi levels 2. Continuity
More informationThe Devices. Jan M. Rabaey
The Devices Jan M. Rabaey Goal of this chapter Present intuitive understanding of device operation Introduction of basic device equations Introduction of models for manual analysis Introduction of models
More informationInstitute of Solid State Physics. Technische Universität Graz. Exam. Feb 2, 10:00-11:00 P2
Technische Universität Graz nstitute of Solid State Physics Exam Feb 2, 10:00-11:00 P2 Exam Four questions, two from the online list. Calculator is ok. No notes. Explain some concept: (tunnel contact,
More informationStudent Number: CARLETON UNIVERSITY SELECTED FINAL EXAMINATION QUESTIONS
Name: CARLETON UNIVERSITY SELECTE FINAL EXAMINATION QUESTIONS URATION: 6 HOURS epartment Name & Course Number: ELEC 3908 Course Instructors: S. P. McGarry Authorized Memoranda: Non-programmable calculators
More informationChapter 7. The pn Junction
Chapter 7 The pn Junction Chapter 7 PN Junction PN junction can be fabricated by implanting or diffusing donors into a P-type substrate such that a layer of semiconductor is converted into N type. Converting
More informationLecture 6 - PN Junction and MOS Electrostatics (III) Electrostatics of pn Junction under Bias February 27, 2001
6.012 Microelectronic Devices and Circuits Spring 2001 Lecture 61 Lecture 6 PN Junction and MOS Electrostatics (III) Electrostatics of pn Junction under Bias February 27, 2001 Contents: 1. electrostatics
More informationVidyalankar S.E. Sem. III [EXTC] Analog Electronics - I Prelim Question Paper Solution
. (a) S.E. Sem. [EXTC] Analog Electronics - Prelim Question Paper Solution Comparison between BJT and JFET BJT JFET ) BJT is a bipolar device, both majority JFET is an unipolar device, electron and minority
More informationLecture 27: Introduction to Bipolar Transistors
NCN www.nanohub.org ECE606: Solid State Devices Lecture 27: Introduction to ipolar Transistors Muhammad Ashraful Alam alam@purdue.edu Alam ECE 606 S09 1 ackground E C E C ase! Point contact Germanium transistor
More informationECE-342 Test 2 Solutions, Nov 4, :00-8:00pm, Closed Book (one page of notes allowed)
ECE-342 Test 2 Solutions, Nov 4, 2008 6:00-8:00pm, Closed Book (one page of notes allowed) Please use the following physical constants in your calculations: Boltzmann s Constant: Electron Charge: Free
More informationCharge-Storage Elements: Base-Charging Capacitance C b
Charge-Storage Elements: Base-Charging Capacitance C b * Minority electrons are stored in the base -- this charge q NB is a function of the base-emitter voltage * base is still neutral... majority carriers
More informationMetal-oxide-semiconductor field effect transistors (2 lectures)
Metal-ide-semiconductor field effect transistors ( lectures) MOS physics (brief in book) Current-voltage characteristics - pinch-off / channel length modulation - weak inversion - velocity saturation -
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 9/18/2007 P Junctions Lecture 1 Reading: Chapter 5 Announcements For THIS WEEK OLY, Prof. Javey's office hours will be held on Tuesday, Sept 18 3:30-4:30
More informationLecture 29: BJT Design (II)
NCN www.nanohub.org C606: Solid State Devices Lecture 9: JT Design () Muhammad Ashraful Alam alam@purdue.edu Alam C 606 S09 1 Outline 1) Problems of classical transistor ) Poly Si emitter 3) Short base
More informationLecture 4 - PN Junction and MOS Electrostatics (I) Semiconductor Electrostatics in Thermal Equilibrium. February 13, 2003
6.012 - Microelectronic Devices and Circuits - Spring 2003 Lecture 4-1 Contents: Lecture 4 - PN Junction and MOS Electrostatics (I) Semiconductor Electrostatics in Thermal Equilibrium February 13, 2003
More informationLecture 9 - Carrier Drift and Diffusion (cont.), Carrier Flow. September 24, 2001
6.720J/3.43J - Integrated Microelectronic Devices - Fall 2001 Lecture 9-1 Lecture 9 - Carrier Drift and Diffusion (cont.), Carrier Flow September 24, 2001 Contents: 1. Quasi-Fermi levels 2. Continuity
More information6.012 Electronic Devices and Circuits
Page 1 of 12 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits FINAL EXAMINATION Open book. Notes: 1. Unless
More informationHICUM release status and development update L2 and L0
HICUM release status and development update L2 and L0 M. Schröter, A. Pawlak 17th HICUM Workshop Munich, Germany May 29th, 2017 Contents HICUM/L2 in a nutshell Release of HICUM/L2 version 2.4.0 Strong
More informationLecture 18 - The Bipolar Junction Transistor (II) Regimes of Operation April 19, 2001
6.012 - Microelectronic Devices and ircuits - Spring 2001 Lecture 18-1 Lecture 18 - The ipolar Junction Transistor (II) Regimes of Operation April 19, 2001 ontents: 1. Regimes of operation. 2. Large-signal
More informationGEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering
NAME: GEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering ECE 4430 First Exam Closed Book and Notes Fall 2002 September 27, 2002 General Instructions: 1. Write on one side of
More informationAbout Modeling the Reverse Early Effect in HICUM Level 0
About Modeling the Reverse Early Effect in HICUM Level 0 6 th European HICUM Workshop, June 12-13, 2006, Heilbronn Didier CELI, STMicroelectronics 1/21 D. Céli Purpose According to the bipolar models,
More informationUNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 105: Microelectronic Devices and Circuits Spring 2008 MIDTERM EXAMINATION #1 Time
More informationMemories Bipolar Transistors
Technische Universität Graz nstitute of Solid State Physics Memories Bipolar Transistors Technische Universität Graz nstitute of Solid State Physics Exams February 5 March 7 April 18 June 27 Exam Four
More informationChapter 2. - DC Biasing - BJTs
Chapter 2. - DC Biasing - BJTs Objectives To Understand : Concept of Operating point and stability Analyzing Various biasing circuits and their comparison with respect to stability BJT A Review Invented
More informationLecture 3: Transistor as an thermonic switch
Lecture 3: Transistor as an thermonic switch 2016-01-21 Lecture 3, High Speed Devices 2016 1 Lecture 3: Transistors as an thermionic switch Reading Guide: 54-57 in Jena Transistor metrics Reservoir equilibrium
More informationJunction Bipolar Transistor. Characteristics Models Datasheet
Junction Bipolar Transistor Characteristics Models Datasheet Characteristics (1) The BJT is a threeterminal device, terminals are named emitter, base and collector. Small signals, applied to the base,
More informationLecture 8 - Carrier Drift and Diffusion (cont.) September 21, 2001
6.720J/3.43J - Integrated Microelectronic Devices - Fall 2001 Lecture 8-1 Lecture 8 - Carrier Drift and Diffusion (cont.) September 21, 2001 Contents: 1. Non-uniformly doped semiconductor in thermal equilibrium
More informationMEXTRAM (level 504) the Philips model for bipolar transistors
MEXTRAM (level 504) the Philips model for bipolar transistors Jeroen Paasschens, Willy Kloosterman, Ramses van der Toorn FSA modeling workshop 2002 Philips Electronics N.V. 2002 apple PHILIPS Philips Research
More informationLecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:
Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I- curve (Square-Law Model)
More informationThe Mextram Bipolar Transistor Model
Date of issue: January 25, 2016 The Mextram Bipolar Transistor Model level 504.12 G. Niu, R. van der Toorn, J.C.J. Paasschens, and W.J. Kloosterman Mextram definition document NXP Semiconductors 2006 Delft
More informationSemiconductor Device Physics
1 emiconductor Device Physics Lecture 8 http://zitompul.wordpress.com 2 0 1 3 emiconductor Device Physics 2 M Contacts and chottky Diodes 3 M Contact The metal-semiconductor (M) contact plays a very important
More informationLecture 7 - PN Junction and MOS Electrostatics (IV) Electrostatics of Metal-Oxide-Semiconductor Structure. September 29, 2005
6.12 - Microelectronic Devices and Circuits - Fall 25 Lecture 7-1 Lecture 7 - PN Junction and MOS Electrostatics (IV) Electrostatics of Metal-Oide-Semiconductor Structure September 29, 25 Contents: 1.
More informationCHAPTER 4: P-N P N JUNCTION Part 2. M.N.A. Halif & S.N. Sabki
CHAPTER 4: P-N P N JUNCTION Part 2 Part 2 Charge Storage & Transient Behavior Junction Breakdown Heterojunction CHARGE STORAGE & TRANSIENT BEHAVIOR Once injected across the junction, the minority carriers
More informationLecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure
Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure Outline 1. Introduction to MOS structure 2. Electrostatics of MOS in thermal equilibrium 3. Electrostatics of MOS with
More informationLecture 23: Negative Resistance Osc, Differential Osc, and VCOs
EECS 142 Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California,
More informationWhereas the diode was a 1-junction device, the transistor contains two junctions. This leads to two possibilities:
Part Recall: two types of charge carriers in semiconductors: electrons & holes two types of doped semiconductors: n-type (favor e-), p-type (favor holes) for conduction Whereas the diode was a -junction
More informationForward-Active Terminal Currents
Forward-Active Terminal Currents Collector current: (electron diffusion current density) x (emitter area) diff J n AE qd n n po A E V E V th ------------------------------ e W (why minus sign? is by def.
More informationElectronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices
Electronic Circuits 1 Transistor Devices Contents BJT and FET Characteristics Operations 1 What is a transistor? Three-terminal device whose voltage-current relationship is controlled by a third voltage
More informationModeling high-speed SiGe-HBTs with HICUM/L2 v2.31
Modeling high-speed SiGe-HBTs with HICUM/L2 v2.31 A. Pawlak, M. Schroter, A. Mukherjee, J. Krause Chair for Electron Devices and Integrated Circuits (CEDIC) Technische Universität Dresden, Germany pawlak@iee.et.tu-dresden.de,
More information13. Bipolar transistors
Technische Universität Graz Institute of Solid State Physics 13. Bipolar transistors Jan. 16, 2019 Technische Universität Graz Institute of Solid State Physics bipolar transistors npn transistor collector
More informationHICUM / L2. A geometry scalable physics-based compact bipolar. transistor model
HICUM HICUM / L2 A geometry scalable physics-based compact bipolar transistor model M. Schroter, A. Pawlak, A. Mukherjee Documentation of model version 2.32 August, 2013 M. Schroter 16/5/14 1 HICUM List
More informationCOMPLEMENTARY NPN/PNP TRANSISTOR
SEMICONDUCTOR DATA SHEET COMPLEMENTARY NPN/PNP TRANSISTOR FEATURES Complementary Pair One 3904-Type NPN, One 3906-Type PNP Epitaxial Planar Die Construction Ideal for Low Power Amplification and Switching
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationMetal Semiconductor Contacts
Metal Semiconductor Contacts The investigation of rectification in metal-semiconductor contacts was first described by Braun [33-35], who discovered in 1874 the asymmetric nature of electrical conduction
More informationElectronic Circuits. Bipolar Junction Transistors. Manar Mohaisen Office: F208 Department of EECE
Electronic Circuits Bipolar Junction Transistors Manar Mohaisen Office: F208 Email: manar.subhi@kut.ac.kr Department of EECE Review of Precedent Class Explain the Operation of the Zener Diode Explain Applications
More informationLecture 04 Review of MOSFET
ECE 541/ME 541 Microelectronic Fabrication Techniques Lecture 04 Review of MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) What is a Transistor? A Switch! An MOS Transistor V GS V T V GS S Ron D
More informationChapter 2 - DC Biasing - BJTs
Objectives Chapter 2 - DC Biasing - BJTs To Understand: Concept of Operating point and stability Analyzing Various biasing circuits and their comparison with respect to stability BJT A Review Invented
More informationThe Devices: MOS Transistors
The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor
More informationLecture 18 - The Bipolar Junction Transistor (II) Regimes of Operation. November 10, 2005
6.012 - Microelectronic Devices and ircuits - Fall 2005 Lecture 18-1 Lecture 18 - The ipolar Junction Transistor (II) ontents: 1. Regimes of operation. Regimes of Operation November 10, 2005 2. Large-signal
More informationEE 3329 Electronic Devices Syllabus ( Extended Play )
EE 3329 - Electronic Devices Syllabus EE 3329 Electronic Devices Syllabus ( Extended Play ) The University of Texas at El Paso The following concepts can be part of the syllabus for the Electronic Devices
More informationEE105 Fall 2015 Microelectronic Devices and Circuits: Semiconductor Fabrication and PN Junctions
EE105 Fall 2015 Microelectronic Devices and Circuits: Semiconductor Fabrication and PN Junctions Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 pn Junction p-type semiconductor in
More informationOperation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS
Operation and Modeling of The MOS Transistor Second Edition Yannis Tsividis Columbia University New York Oxford OXFORD UNIVERSITY PRESS CONTENTS Chapter 1 l.l 1.2 1.3 1.4 1.5 1.6 1.7 Chapter 2 2.1 2.2
More informationSemiconductor Physics Problems 2015
Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible
More informationLecture 22 - The Si surface and the Metal-Oxide-Semiconductor Structure (cont.) April 2, 2007
6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 22-1 Lecture 22 - The Si surface and the Metal-Oxide-Semiconductor Structure (cont.) April 2, 2007 Contents: 1. Ideal MOS structure
More informationSolid State Electronics. Final Examination
The University of Toledo EECS:4400/5400/7400 Solid State Electronic Section elssf08fs.fm - 1 Solid State Electronics Final Examination Problems Points 1. 1. 14 3. 14 Total 40 Was the exam fair? yes no
More informationMicroelectronic Devices and Circuits Lecture 13 - Linear Equivalent Circuits - Outline Announcements Exam Two -
6.012 Microelectronic Devices and Circuits Lecture 13 Linear Equivalent Circuits Outline Announcements Exam Two Coming next week, Nov. 5, 7:309:30 p.m. Review Subthreshold operation of MOSFETs Review Large
More information