BJT - Mode of Operations
|
|
- Ashley Carroll
- 5 years ago
- Views:
Transcription
1 JT - Mode of Operations JTs can be modeled by two back-to-back diodes. N+ P N- N+ JTs are operated in four modes. HO #6: LN JT M Models Page 1
2 1) Forward active / normal junction forward biased junction reversed biased here, β F 2) Reverse active, Mode of Operations where β F forward gain + V nverse aturation ut-off Normal junction reverse biased and junction forward biased here, reverse gain, β R / 1 3) aturation region and are forward biased 4) ut-off region and are reversed biased +V HO #6: LN JT M Models Page 2
3 asic JT Model asic JT model can be derived considering two back-to-back diodes as npn-jt. When: 1) - junction is forward biased: forward current, F flows through - diode. F a R R n p α F F R n α F F flows in the collector here, α F forward gain / if V is +ve 2) - junction is reversed biased: reverse current, R flows through - diode. α R R flows in the emitter here, α R reverse gain / if V is +ve HO #6: LN JT M Models Page 3
4 M1 JT Model: njection Version The basic bers-moll model (M1): α R R α F F O O F Terminal currents: O F + α R R (1) α F F R (2) F α R R α F F + R (1 α F ) F + (1 α R ) R (1 α F ) F + (1 α R ) R (3) R HO #6: LN JT M Models Page 4
5 M1 JT Model: njection Version We know from current flow analysis: Here F R n n e e qv qv saturation current; V - voltage - saturation current; V - voltage The terminal currents from (1), (2), (4), (5): α F e e qv qv (4) (5) qv 1 + α R e 1 (6) qv 1 e 1 (7) HO #6: LN JT M Models Page 5
6 M1 JT Model: njection Version From reciprocity property: α F α R Therefore, α Again, F e e qv qv α e e qv 1 1 β F forward current gain α F /(1 α F ) β R reverse current gain α R /(1 α R ) R qv (8) (9) ince f(n i 2 ) f(t) T T T ) T k g 1 1 T T ref ( ) ( ref e (10) ref 3 HO #6: LN JT M Models Page 6
7 M1 JT Model: njection Version Model equations: Where ( T ) e α F ( T ) e qv α F β F /(1 + β F ) α R β R /(1 + β R ) qv 1 + ( T ) e ( T ) 1 e α 3 R qv qv 1 1 g T k T Tref ( T ) ( Tref ) e (11) Tref Total five model parameters: β F, β R,, T ref, and g can be used to describe basic JT device characteristics without parasitics. 1 1 (8') (9') HO #6: LN JT M Models Page 7
8 M1 JT Model: Transport Version Model equations (8) and (9) can be written as: 1 + α F 1 + α R Where the reference source currents: e e qv qv 1 1 O α F α R /α F (12) (13) O HO #6: LN JT M Models Page 8 O /α R
9 M1 JT Model: Nonlinear Hybrid-π From transform model (12) and (13), we get: 1 1 ( ) T α F β (14) F 1 ( ) 1 T α (15) R β R Where the reference source current is: qv qv T e 1 e 1 The diode currents are: qv e 1 β F β F qv e 1 β β R R (16) (17) (18) HO #6: LN JT M Models Page 9
10 M1 JT Model: Nonlinear Hybrid-π The model: T - O O /β F The terminal currents: O /β R T β F T β R + β F β R (19) (20) (21) HO #6: LN JT M Models Page 10
11 M1 JT mall-ignal Model: Linear Hybrid-π T - g m v O /β F O /β R Non-linear hybrid-π Transconductance : nput resistance : Output resistance : i v i v i v For M1 basic JT model, r r g π µ m r µ Q ( V Q O, 1 V A ) O β F g i q m open circuit r π v + + v O i r µ Linear hybrid-π i O HO #6: LN JT M Models Page 11
12 M1 JT Model: Deficiencies M1 JT model: advantages dc model fewest model parameters - β F, β R,, T ref, g can predict dc characteristics for most applications deficiencies no ohmic bulk resistors to the terminals (r' e, r' b, r' c ) no charge storage in the devices ( D, D, j, j, sub ). r' e r' b r' c j j HO #6: LN JT M Models Page 12
13 M2 Model to mprove D haracterization Addition of three ohmic resistors to the basic M1 model. N P N /β R /β F T npn-jt M1 model nclude 3-ohmic resistors to M1 r' b ' ' r' c M1 model ' r' e HO #6: LN JT M Models Page 13
14 ffect of Ohmic ulk Resistors - r' c ollector series resistance, r' c : typical value ~ 200 ohm decreases the slope of vs. V characteristics in the saturation region of operation improves modeling of dc device characteristics. M1 ffect of r' c V HO #6: LN JT M Models Page 14
15 ffect of Ohmic ulk Resistors - r' e and r' b mitter series resistance, r' e : typical value 5 ohm due to polysilicon contact reduces junction potential by a factor of r' e V r' e ( + )r' e (1 + β F )r' e r' e is equivalent to a base resistance of (1 + β F )r' e effects and of the device. ase series resistance, r' b : effects small-signal and transient response difficult to measure accurately due to the dependence on r' e and operating point. ln(, ) V r' b + r' e V HO #6: LN JT M Models Page 15
16 M2 Model: Modeling harge torage ffect Addition of capacitors in M1 model to account for charge storage effects in JTs: r' c sub D r' b ' D j ' M1 model j ' D -junction diffusion capacitance. D -junction diffusion capacitance. j -junction capacitors. r' e j -junction capacitors. sub -substrate junction capacitance. HO #6: LN JT M Models Page 16
17 omplete M2 JT Model The complete model to account for terminal resistors and charge storage effects in JTs. D r' b D ' r' c j j ' /β R T /β F sub Where β F β F β β R R e e qv qv 1 1 r' e ' Here V V internal voltage internal voltage HO #6: LN JT M Models Page 17
18 M2 Model: Junction apacitors j and j model the incremental fixed charges stored in the and space charge layers of JT due to applied bias V '' and V '', respectively. From PN-junction theory (HO #3, page 19) we get: j0 j ( V ) m (22) V 1 φ j0 -junction capacitance at V '' 0 φ built-in potential (/q)ln(n A N D /n i2 ) j 0 j ( V ) m (23) V 1 φ j0 -junction capacitance at V '' 0 φ built-in potential (/q)ln(n A N D /n i2 ) HO #6: LN JT M Models Page 18
19 M2 Model: Diffusion harge, Q D Q Q n p (0) Q Q n p o W Total minority carrier charge due to forward current : Q D Q + Q + Q + Q (τ + τ + τ + τ ) where τ F τ F total forward delay time consisting of emitter delay τ, space charge layer transit time τ, base transit time τ, and space charge layer transit time τ. HO #6: LN JT M Models Page 19
20 ase Transit Time, τ n the absence of ε-fields in the base (N A constant, low level injection), then the injected e- concentration varies linearly across the base. n p Therefore, the total e- charge in the base is simply given by: Q (1/2)qn p W A (24) where A emitter area ~ 0 The transit time across the base is: τ Q / (25) ince 0, qa D n (dn/dx) qa D n n p /W where D n average e- diffusivity in the base region. HO #6: LN JT M Models Page 20
21 ase Transit Time ubstituting for Q and in (25), we get, τ 2 2 W D n (26) xample: f W 1 µm and the base is lightly doped so that D n 38 cm 2 /sec, then from (26) τ 132 psec. f the base doping is graded (typically in transistors), an aiding ε-field speeds up the carriers and τ is reduced by at least 2 times. Also, under high level injection, to maintain base neutrality, the hole concentration in the base and has a gradient similar to the e- gradient. This sets up an ε-field which also speeds up the e-. Usually, τ is not the dominant frequency limitation in modern JTs. HO #6: LN JT M Models Page 21
22 M2 Model: Diffusion harge, Q D Q R Q R QR Q W Total minority carrier charge due to reverse current : Q D Q + Q R + Q R + Q R (τ + τ + τ R + τ ) where τ R τ R total reverse delay time consisting of collector delay τ, reverse space charge layer transit time τ, reverse base transit time τ R, and reverse -space charge layer transit time τ. HO #6: LN JT M Models Page 22
23 M2 Model: Diffusion apacitors D and D The diffusion charges are modeled by two non-linear capacitors D and D given by: D D ( V ) ( V ) Q V Q V D D τ F V τ R V (27) (28) D small signal dq dv D V 0 d dv V 0 ( τ ) F g mf τ F (29) D small signal dq dv D V 0 d dv V 0 ( τ R ) gmrτ R (30) The model parameters: τ F and τ R. HO #6: LN JT M Models Page 23
24 M2 Model: Model Parameters ubstrate apacitance ( sub ) is considered as a constant in M3 model. the complete set of model parameters is given by: five M1/D - three bulk ohmic resistors - β F, β R,, T ref, g r' c, r' e, r' b three -junction capacitors - three -junction capacitors - two minority-carrier delay time - one -substrate capacitor - j0, φ, m j0, φ, m τ F,τ R sub HO #6: LN JT M Models Page 24
25 M2 Model: Discussions Advantages of M2 model is the improvement in D and A device characterization over M1 model by addition of: bulk ohmic resistors charge storage in the devices The limitations of M2 model are: base-width modulation variation of β with current level distributed collector capacitance variation of device parameters with temperature high current effect on τ F. New model parameters are added to M2 JT model to improve device characterization M3 JT model. HO #6: LN JT M Models Page 25
26 M3 Model: ase Width Modulation N+ x P x N- deb dbc W(V ) x 0 x W ase-width modulation describes the change in the quasi-neutral base-region W due to a change in the -junction voltage, V. n the normal active mode of JT operation: -junction is forward biased -junction is reversed biased depletion width, X d f(v ) base-width, W changes significantly with V. HO #6: LN JT M Models Page 26
27 ase Width Modulation by V arly ffect As the reverse bias across the base-collector junction increases: -junction depletion-layer width increases W decreases injected minority carrier gradient, (dn/dx) in W as V. ase-width modulation is modeled by a parameter, V A forward arly voltage. ffect of base-width modulation: 5 > 4 > 3 > 2 > f(v, V A ) 3 β F f(v, V A ) τ F f(v, V A ) V A V HO #6: LN JT M Models Page 27
28 Let us assume ase Width Modulation uniformly doped base-region linear region of operation W f(v ) Using Taylor s series expansion, we can show that W ( V ) W (0) + V dw dv V + W ( V ) W (0) 1 W (0) We define: V A dv d V dw dv 0 V ( Here W (0) W ( V 0) ) 0 (31) ( V + V ) (32) d d d dv HO #6: LN JT M Models Page 28
29 ase Width Modulation Now, d qa Dn n N AW ( V 2 i ) e qv V dw W (0) d 0 W (0) dw V 0 (33) From (32) and (33): V A dv dw V W (0) (34) ombining (31) and (34) we get: V + W ( V ) W (0) 1 (35) V A HO #6: LN JT M Models Page 29
30 ase Width Modulation - Model parameters 2 qa n ni (0) D N AW ( V 0) W (0) ( V ) (0) W ( V ) V ( V ) (0) 1 VA imilarly, we can show that: β ( V F τ ( V ) ) V β (0) 1 V V τ (0) 1 + V A A (0) V 1+ V (36) (37) (38) HO #6: LN JT M Models Page 30 2 A
31 ase Width Modulation The base-width modulation model parameter, V A : does not change the equivalent circuits changes the terminal current equations over M1/M2 models. The expression for current source: T (0) qv qv e 1 e 1 V 1 + VA (0) qv (0) e qv 1 + e 1 β (0) β (0) F R V A is measured from the slope of vs. V characteristic in the active region of JT operation. slope (d /dv ) V constant (d /dv ) V constant (39) (40) HO #6: LN JT M Models Page 31
32 M3 Model: β dc Variation with urrent xperimental β dc vs. data can be divided into three regions: β F β FM Region Region Region V 0 log( ) β dc vs. plot does not clearly show the dependence of: β dc on various component of in Region- β dc on various factors causing degradation in in Region-. vs. V and vs. V plots are required to explain the observed β dc vs. characteristics. HO #6: LN JT M Models Page 32
33 β dc Variation with urrent ln(, ) Region- β F For the simplicity of analysis, we assume: V 0 (neglect the effect of base-width modulation, V A ) V 0 neglect ohmic-bulk resistors (r' e, r' b, r' c ) ln β ln( ) FM Region- Region- V V V '' V V '' normal active mode i.e., forward current gain analysis only. HO #6: LN JT M Models Page 33
34 β dc Variation with urrent Region- β F β FM (maximum gain) constant M1 model V 0, we get Region- (0) e (0) e β F qv qv 1 1 (41) (42) β dc as due to its additional components from carrier recombination at the surface, (surface) carrier recombination in the space-charge layer, (-scl) surface channels, (channel). ln β ln(, ) ln( ) FM Region- β F Region- V 0 Region- V HO #6: LN JT M Models Page 34
35 β dc Variation with urrent: Low Region Thus, (total) (total) (surface) + (0) 2 e q n V ( scl) + 1 (channel) Ι in (43) can be represented by an additional non-ideal diode in the basic M1 model with diode current given by: (0) q 2 e n V 1 Here we have two new parameters for modeling low region: n low-current forward emission coefficient (~ 2) 2 models various components of in low (~ 10 3 ). (0) qv e q 1 + (0) 1 2 e n V β FM (43) (44) HO #6: LN JT M Models Page 35
36 β dc Variation with urrent: Low Region f V > 0 in the inverse region of JT operation, two additional parameters can be used to model the components of : n low-current inverse emission coefficient (~ 2) 4 components of in in the inverse region (~ 10 3 ). Ι in the inverse region is represented by an additional non-ideal -diode in the basic M1 model with diode current given by: q ( inverse - region) 4 (0) e n V 1 Therefore, the general expression for is given by: (0) e β FM (0) + e β RM qv qv (0) e (0) e q n V qn V c 1 1 (45) HO #6: LN JT M Models Page 36
37 β dc Versus : Modeling Low Region Non-linear hybrid JT model to model β vs. at low current level. (0) q n V 1 4 e r' c ' sub D j /β R r' b ' T D j /β F (0) q n V 1 2 e r' e ' HO #6: LN JT M Models Page 37
38 β dc Variation with urrent: High Region Region- at high level injection, the minority carrier concentration into base region is significant with respect to majority carrier concentration. from the condition of quasi-neutrality in the base: ρ(base) q[n A (x) + n(x)] under these conditions it can be shown that: the high-level injection is modeled with an additional model parameter θ in M3 model. for high level V 0 is given by: (high level) e qv 2 (0) qv e qv θ 2 e (46) HO #6: LN JT M Models Page 38
39 β dc Variation with urrent: Model Parameters ln ln( 2 (0)) ln() (0) θ slope 1 ln( (0)) (0) ln β FM slope 1/2 β F slope 1 slope 1/n V 0 M3-Model parameters to describe β F - data: qv / Region- 2 n Region- β FM Region- θ The parameter set { 2, n, β FM, θ} is obtained from above plot. n the inverse region a set { 4, n, β RM, θ R } is defined at V 0. HO #6: LN JT M Models Page 39
40 β dc Versus : ffect of Ohmic Resistors The series resistances (r' e, r' b, r' c ): do not effect theoretical analysis and model equations effect measured device characteristics. To account for the ohmic resistors in the model equations, we change: measured V with the internal V '' given by V '' V + ( r' b + r' e ) measured V with the internal V '' given by V '' V ( r' c + r' b ) HO #6: LN JT M Models Page 40
41 M3 Model: mproved harge torage Model mproved j - r' b model: j is distributed over r b ' split up on either side of r b ' additional model parameter RATO is used to model distributed j 0 < RATO < 1. j r' b ' r' c ' Rest of M3 Model (1 RATO) j (V '' ) r' c ' (RATO) j (V '' ) r' b ' Rest of M3 Model HO #6: LN JT M Models Page 41
42 M3 Model: Variation of τ F with At high level injection, τ F as due to an increase in τ. At high current level, the increase in τ is due to: a reduction in the low-level aiding field effect in drift transistors an effective base-widening effect (Kirk-effect) two-dimensional spreading effect. n the normal active region, it can be shown that: τ 2 2 dqd 1 L F ( ) τ FL (0) 1 + 1, for ac 0 d 4 W 0 where L emitter width W base width 0 at which τ F starts to increase. (47) HO #6: LN JT M Models Page 42
43 M3 Model: Variation of τ F with Two additional model parameters: 0 (L /W) The model parameters are obtained by curve fitting τ F ac vs. plots to q. (47). τ F ac τ FL (0) 0 HO #6: LN JT M Models Page 43
44 M3 Model: Temperature Dependence Physics-based temperature variation: inherent temperature dependence for parameters τ F, j, and j. τ ( T ) τ F Analytical temperature variation: additional temperature coefficients for parameters β F, r' b, r' c. Where FL ( T ref W ( T ) ) ( ref ) W T Par target parameter T 1 first-order temperature coefficient T 2 second-order temperature coefficient. 2 T T ref 1.5 ε { 1+ ( T T ) m( γ γ φ )} (48) jx ( T ) jx ( Tref ) ref 2 T T (49) Par( T ) Par( T { 1+ T ( T T ) + T ( T T 2 } ref ) 1 ref 2 ref ) (50) HO #6: LN JT M Models Page 44
45 Additional model parameters base-width modulation: V A β roll-off: M3 Model: ummary { 2, n, β FM, θ} (inverse region: { 4, n, β RM, θ R }) distributed j : RATO, 0, L /W temperature coefficients for β F, r' b, r' c : T 1 T 2. HO #6: LN JT M Models Page 45
46 Home Work 3: Due April 21, ) An npn-jt is used as an open-collector diode as shown in Figure below: (a) use the injection version of M1 JT model to derive an expression for as a function of V. (b) use q derived in part (a) to calculate V for 1 ma. Given that: α F 0.98 α R A T 300 K + V 2) The npn-jt in Problem #1 is used as a shorted base-collector diode as shown in Figure below: (a) use the injection version of M1 model to derive an expression for as a function of V (b) use q derived in part (a) to calculate V if -1 ma. + V HO #6: LN JT M Models Page 46
47 Home Work 3: Due April 21, ) The M1 model discussed in class can be simplified for different modes of operation. As an example, in the forward active mode, R is negligibly small and therefore, the model can be simplified for hand calculation. Use the injection version of M1 model to: (a) show the simplified model in the normal active mode of an npn-jt operation. (b) show the simplified model in the saturation mode of an npn-jt operation. learly state any assumptions you make. 4) Following the procedure discussed in class, derive the models for lateral pnp-jts: (a) sketch the basic M1 model (b) write q for terminal currents (c) include bulk-ohmic resistors and charge storage elements in M1 model to generate lateral pnp-jt M2 model. 5) Develop and sketch small-signal linear hybrid-π M2 model for npn-jts. Derive the model equations. HO #6: LN JT M Models Page 47
Forward-Active Terminal Currents
Forward-Active Terminal Currents Collector current: (electron diffusion current density) x (emitter area) diff J n AE qd n n po A E V E V th ------------------------------ e W (why minus sign? is by def.
More informationFinal Examination EE 130 December 16, 1997 Time allotted: 180 minutes
Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2
More informationELEC 3908, Physical Electronics, Lecture 17. Bipolar Transistor Injection Models
LC 3908, Physical lectronics, Lecture 17 Bipolar Transistor njection Models Lecture Outline Last lecture looked at qualitative operation of the BJT, now want to develop a quantitative model to predict
More informationSession 6: Solid State Physics. Diode
Session 6: Solid State Physics Diode 1 Outline A B C D E F G H I J 2 Definitions / Assumptions Homojunction: the junction is between two regions of the same material Heterojunction: the junction is between
More information6.012 Electronic Devices and Circuits
Page 1 of 1 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.12 Electronic Devices and Circuits Exam No. 1 Wednesday, October 7, 29 7:3 to 9:3
More informationLecture 16 - The pn Junction Diode (II) Equivalent Circuit Model. April 8, 2003
6.012 - Microelectronic Devices and Circuits - Spring 2003 Lecture 16-1 Lecture 16 - The pn Junction Diode (II) Equivalent Circuit Model April 8, 2003 Contents: 1. I-V characteristics (cont.) 2. Small-signal
More informationLecture 18 - The Bipolar Junction Transistor (II) Regimes of Operation April 19, 2001
6.012 - Microelectronic Devices and ircuits - Spring 2001 Lecture 18-1 Lecture 18 - The ipolar Junction Transistor (II) Regimes of Operation April 19, 2001 ontents: 1. Regimes of operation. 2. Large-signal
More informationLecture 16 The pn Junction Diode (III)
Lecture 16 The pn Junction iode (III) Outline I V Characteristics (Review) Small signal equivalent circuit model Carrier charge storage iffusion capacitance Reading Assignment: Howe and Sodini; Chapter
More informationDevice Physics: The Bipolar Transistor
Monolithic Amplifier Circuits: Device Physics: The Bipolar Transistor Chapter 4 Jón Tómas Guðmundsson tumi@hi.is 2. Week Fall 2010 1 Introduction In analog design the transistors are not simply switches
More informationLecture 19 - p-n Junction (cont.) October 18, Ideal p-n junction out of equilibrium (cont.) 2. pn junction diode: parasitics, dynamics
6.720J/3.43J - Integrated Microelectronic Devices - Fall 2002 Lecture 19-1 Lecture 19 - p-n Junction (cont.) October 18, 2002 Contents: 1. Ideal p-n junction out of equilibrium (cont.) 2. pn junction diode:
More informationLecture 010 ECE4430 Review I (12/29/01) Page 010-1
Lecture 010 4430 Review I (12/29/01) Page 0101 LTUR 010 4430 RVIW I (RAIN: HLM hap. 1) Objective The objective of this presentation is: 1.) Identify the prerequisite material as taught in 4430 2.) Insure
More informationEE 330 Lecture 20. Bipolar Device Modeling
330 Lecture 20 ipolar Device Modeling xam 2 Friday March 9 xam 3 Friday April 13 Review from Last Lecture ipolar Transistors npn stack pnp stack ipolar Devices Show asic Symmetry lectrical Properties not
More informationSchottky Rectifiers Zheng Yang (ERF 3017,
ECE442 Power Semiconductor Devices and Integrated Circuits Schottky Rectifiers Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Power Schottky Rectifier Structure 2 Metal-Semiconductor Contact The work function
More informationELEC 3908, Physical Electronics, Lecture 13. Diode Small Signal Modeling
ELEC 3908, Physical Electronics, Lecture 13 iode Small Signal Modeling Lecture Outline Last few lectures have dealt exclusively with modeling and important effects in static (dc) operation ifferent modeling
More informationELEC 3908, Physical Electronics, Lecture 19. BJT Base Resistance and Small Signal Modelling
ELEC 3908, Physical Electronics, Lecture 19 BJT Base Resistance and Small Signal Modelling Lecture Outline Lecture 17 derived static (dc) injection model to predict dc currents from terminal voltages This
More informationLecture 18 - The Bipolar Junction Transistor (II) Regimes of Operation. November 10, 2005
6.012 - Microelectronic Devices and ircuits - Fall 2005 Lecture 18-1 Lecture 18 - The ipolar Junction Transistor (II) ontents: 1. Regimes of operation. Regimes of Operation November 10, 2005 2. Large-signal
More informationInstitute of Solid State Physics. Technische Universität Graz. Exam. Feb 2, 10:00-11:00 P2
Technische Universität Graz nstitute of Solid State Physics Exam Feb 2, 10:00-11:00 P2 Exam Four questions, two from the online list. Calculator is ok. No notes. Explain some concept: (tunnel contact,
More informationjunctions produce nonlinear current voltage characteristics which can be exploited
Chapter 6 P-N DODES Junctions between n-and p-type semiconductors are extremely important foravariety of devices. Diodes based on p-n junctions produce nonlinear current voltage characteristics which can
More informationfigure shows a pnp transistor biased to operate in the active mode
Lecture 10b EE-215 Electronic Devices and Circuits Asst Prof Muhammad Anis Chaudhary BJT: Device Structure and Physical Operation The pnp Transistor figure shows a pnp transistor biased to operate in the
More informationECE-305: Spring 2018 Final Exam Review
C-305: Spring 2018 Final xam Review Pierret, Semiconductor Device Fundamentals (SDF) Chapters 10 and 11 (pp. 371-385, 389-403) Professor Peter Bermel lectrical and Computer ngineering Purdue University,
More informationChapter 9 Bipolar Junction Transistor
hapter 9 ipolar Junction Transistor hapter 9 - JT ipolar Junction Transistor JT haracteristics NPN, PNP JT D iasing ollector haracteristic and Load Line ipolar Junction Transistor (JT) JT is a three-terminal
More informationSpring Semester 2012 Final Exam
Spring Semester 2012 Final Exam Note: Show your work, underline results, and always show units. Official exam time: 2.0 hours; an extension of at least 1.0 hour will be granted to anyone. Materials parameters
More informationBipolar junction transistor operation and modeling
6.01 - Electronic Devices and Circuits Lecture 8 - Bipolar Junction Transistor Basics - Outline Announcements Handout - Lecture Outline and Summary; Old eam 1's on Stellar First Hour Eam - Oct. 8, 7:30-9:30
More informationECE-342 Test 2 Solutions, Nov 4, :00-8:00pm, Closed Book (one page of notes allowed)
ECE-342 Test 2 Solutions, Nov 4, 2008 6:00-8:00pm, Closed Book (one page of notes allowed) Please use the following physical constants in your calculations: Boltzmann s Constant: Electron Charge: Free
More informationLecture 15 - The pn Junction Diode (I) I-V Characteristics. November 1, 2005
6.012 - Microelectronic Devices and Circuits - Fall 2005 Lecture 15-1 Lecture 15 - The pn Junction Diode (I) I-V Characteristics November 1, 2005 Contents: 1. pn junction under bias 2. I-V characteristics
More informationFor the following statements, mark ( ) for true statement and (X) for wrong statement and correct it.
Benha University Faculty of Engineering Shoubra Electrical Engineering Department First Year communications. Answer all the following questions Illustrate your answers with sketches when necessary. The
More informationLong Channel MOS Transistors
Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended to Metal-Oxide-Semiconductor Field-Effect transistors (MOSFET) by considering the following structure:
More informationBipolar Junction Transistors: Solving Ebers-Moll Problems
C 305: Fall 016 ipolar Junction Transistors: Solving bers-moll Problems Professor Peter ermel lectrical and Computer ngineering Purdue University, West Lafayette, N USA pbermel@purdue.edu Pierret, Semiconductor
More informationSemiconductor Physics Problems 2015
Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible
More informationCharge-Storage Elements: Base-Charging Capacitance C b
Charge-Storage Elements: Base-Charging Capacitance C b * Minority electrons are stored in the base -- this charge q NB is a function of the base-emitter voltage * base is still neutral... majority carriers
More informationSemiconductor Physics fall 2012 problems
Semiconductor Physics fall 2012 problems 1. An n-type sample of silicon has a uniform density N D = 10 16 atoms cm -3 of arsenic, and a p-type silicon sample has N A = 10 15 atoms cm -3 of boron. For each
More informationPN Junction and MOS structure
PN Junction and MOS structure Basic electrostatic equations We will use simple one-dimensional electrostatic equations to develop insight and basic understanding of how semiconductor devices operate Gauss's
More information(Refer Slide Time: 03:41)
Solid State Devices Dr. S. Karmalkar Department of Electronics and Communication Engineering Indian Institute of Technology, Madras Lecture - 25 PN Junction (Contd ) This is the 25th lecture of this course
More informationSemiconductor Device Physics
1 emiconductor Device Physics Lecture 8 http://zitompul.wordpress.com 2 0 1 3 emiconductor Device Physics 2 M Contacts and chottky Diodes 3 M Contact The metal-semiconductor (M) contact plays a very important
More informationCharge Storage in the MOS Structure. The Inverted MOS Capacitor (V GB > V Tn )
The Inverted MO Capacitor (V > V Tn ) We consider the surface potential as Þxed (ÒpinnedÓ) at φ s,max = - φ p φ(x).5 V. V V ox Charge torage in the MO tructure Three regions of operation: Accumulation:
More informationCurrent mechanisms Exam January 27, 2012
Current mechanisms Exam January 27, 2012 There are four mechanisms that typically cause currents to flow: thermionic emission, diffusion, drift, and tunneling. Explain briefly which kind of current mechanisms
More informationElectronic Devices and Circuits Lecture 5 - p-n Junction Injection and Flow - Outline
6.012 - Electronic Devices and Circuits Lecture 5 - p-n Junction Injection and Flow - Outline Review Depletion approimation for an abrupt p-n junction Depletion charge storage and depletion capacitance
More informationSolid State Electronics. Final Examination
The University of Toledo EECS:4400/5400/7400 Solid State Electronic Section elssf08fs.fm - 1 Solid State Electronics Final Examination Problems Points 1. 1. 14 3. 14 Total 40 Was the exam fair? yes no
More informationEE105 Fall 2015 Microelectronic Devices and Circuits: Semiconductor Fabrication and PN Junctions
EE105 Fall 2015 Microelectronic Devices and Circuits: Semiconductor Fabrication and PN Junctions Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 pn Junction p-type semiconductor in
More informationLecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:
Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I- curve (Square-Law Model)
More informationRecitation 17: BJT-Basic Operation in FAR
Recitation 17: BJT-Basic Operation in FAR BJT stands for Bipolar Junction Transistor 1. Can be thought of as two p-n junctions back to back, you can have pnp or npn. In analogy to MOSFET small current
More informationFundamentals of Semiconductor Physics
Fall 2007 Fundamentals of Semiconductor Physics 万 歆 Zhejiang Institute of Modern Physics xinwan@zimp.zju.edu.cn http://zimp.zju.edu.cn/~xinwan/ Transistor technology evokes new physics The objective of
More informationLecture 20 - p-n Junction (cont.) October 21, Non-ideal and second-order effects
6.70J/3.43J - Integrated Microelectronic Devices - Fall 00 Lecture 0-1 Lecture 0 - p-n Junction (cont.) October 1, 00 Contents: 1. Non-ideal and second-order effects Reading assignment: del Alamo, Ch.
More informationDigital Integrated CircuitDesign
Digital Integrated CircuitDesign Lecture 5a Bipolar Transistor Dep. Region Neutral Base n(0) b B C n b0 P C0 P e0 P C xn 0 xp 0 x n(w) b W B Adib Abrishamifar EE Department IUST Contents Bipolar Transistor
More informationELEC 3908, Physical Electronics, Lecture 18. The Early Effect, Breakdown and Self-Heating
ELEC 3908, Physical Electronics, Lecture 18 The Early Effect, Breakdown and Self-Heating Lecture Outline Previous 2 lectures analyzed fundamental static (dc) carrier transport in the bipolar transistor
More informationECE-305: Spring 2018 Exam 2 Review
ECE-305: Spring 018 Exam Review Pierret, Semiconductor Device Fundamentals (SDF) Chapter 3 (pp. 75-138) Chapter 5 (pp. 195-6) Professor Peter Bermel Electrical and Computer Engineering Purdue University,
More informationSemiconductor Physics fall 2012 problems
Semiconductor Physics fall 2012 problems 1. An n-type sample of silicon has a uniform density N D = 10 16 atoms cm -3 of arsenic, and a p-type silicon sample has N A = 10 15 atoms cm -3 of boron. For each
More informationCHAPTER 4: P-N P N JUNCTION Part 2. M.N.A. Halif & S.N. Sabki
CHAPTER 4: P-N P N JUNCTION Part 2 Part 2 Charge Storage & Transient Behavior Junction Breakdown Heterojunction CHARGE STORAGE & TRANSIENT BEHAVIOR Once injected across the junction, the minority carriers
More informationMemories Bipolar Transistors
Technische Universität Graz nstitute of Solid State Physics Memories Bipolar Transistors Technische Universität Graz nstitute of Solid State Physics Exams February 5 March 7 April 18 June 27 Exam Four
More informationLecture 27: Introduction to Bipolar Transistors
NCN www.nanohub.org ECE606: Solid State Devices Lecture 27: Introduction to ipolar Transistors Muhammad Ashraful Alam alam@purdue.edu Alam ECE 606 S09 1 ackground E C E C ase! Point contact Germanium transistor
More informationElectronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices
Electronic Circuits 1 Transistor Devices Contents BJT and FET Characteristics Operations 1 What is a transistor? Three-terminal device whose voltage-current relationship is controlled by a third voltage
More informationSOLUTIONS: ECE 606 Homework Week 10 Mark Lundstrom. Purdue University. (Revised 3/29/13)
ECE- 66 SOLUTIOS: ECE 66 Homework Week 1 Mark Lundstrom (Revised 3/9/13) 1) In a forward- biased P junction under low- injection conditions, the QFL s are aroximately flat from the majority carrier region
More informationL03: pn Junctions, Diodes
8/30/2012 Page 1 of 5 Reference:C:\Users\Bernhard Boser\Documents\Files\Lib\MathCAD\Default\defaults.mcd L03: pn Junctions, Diodes Intrinsic Si Q: What are n, p? Q: Is the Si charged? Q: How could we make
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The evices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationThe Devices. Jan M. Rabaey
The Devices Jan M. Rabaey Goal of this chapter Present intuitive understanding of device operation Introduction of basic device equations Introduction of models for manual analysis Introduction of models
More informationCMOS Devices. PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors
CMOS Devices PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors PN Junctions Diffusion causes depletion region D.R. is insulator and establishes barrier
More informationChapter 7. The pn Junction
Chapter 7 The pn Junction Chapter 7 PN Junction PN junction can be fabricated by implanting or diffusing donors into a P-type substrate such that a layer of semiconductor is converted into N type. Converting
More informationMOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA
MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the Field-Effect Transistor! Julius Lilienfeld filed a patent describing
More informationMetal-oxide-semiconductor field effect transistors (2 lectures)
Metal-ide-semiconductor field effect transistors ( lectures) MOS physics (brief in book) Current-voltage characteristics - pinch-off / channel length modulation - weak inversion - velocity saturation -
More information6.012 Electronic Devices and Circuits
Page 1 of 12 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits FINAL EXAMINATION Open book. Notes: 1. Unless
More informationELECTRONICS IA 2017 SCHEME
ELECTRONICS IA 2017 SCHEME CONTENTS 1 [ 5 marks ]...4 2...5 a. [ 2 marks ]...5 b. [ 2 marks ]...5 c. [ 5 marks ]...5 d. [ 2 marks ]...5 3...6 a. [ 3 marks ]...6 b. [ 3 marks ]...6 4 [ 7 marks ]...7 5...8
More informationLecture 17 - The Bipolar Junction Transistor (I) Forward Active Regime. April 10, 2003
6.012 - Microelectronic Devices and Circuits - Spring 2003 Lecture 17-1 Lecture 17 - The Bipolar Junction Transistor (I) Contents: Forward Active Regime April 10, 2003 1. BJT: structure and basic operation
More informationLecture 29: BJT Design (II)
NCN www.nanohub.org C606: Solid State Devices Lecture 9: JT Design () Muhammad Ashraful Alam alam@purdue.edu Alam C 606 S09 1 Outline 1) Problems of classical transistor ) Poly Si emitter 3) Short base
More informationEE105 - Fall 2006 Microelectronic Devices and Circuits
EE105 - Fall 2006 Microelectronic Devices and Circuits Prof. Jan M. Rabaey (jan@eecs) Lecture 21: Bipolar Junction Transistor Administrative Midterm Th 6:30-8pm in Sibley Auditorium Covering everything
More informationMOS Transistor I-V Characteristics and Parasitics
ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes
More informationMOS CAPACITOR AND MOSFET
EE336 Semiconductor Devices 1 MOS CAPACITOR AND MOSFET Dr. Mohammed M. Farag Ideal MOS Capacitor Semiconductor Devices Physics and Technology Chapter 5 EE336 Semiconductor Devices 2 MOS Capacitor Structure
More informationLecture 17 The Bipolar Junction Transistor (I) Forward Active Regime
Lecture 17 The Bipolar Junction Transistor (I) Forward Active Regime Outline The Bipolar Junction Transistor (BJT): structure and basic operation I V characteristics in forward active regime Reading Assignment:
More informationThe Devices: MOS Transistors
The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor
More informationECE PN Junctions and Diodes
ECE 342 2. PN Junctions and iodes Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 342 Jose Schutt Aine 1 B: material dependent parameter = 5.4 10
More informationDC and AC modeling of minority carriers currents in ICs substrate
DC and AC modeling of minority carriers currents in ICs substrate Camillo Stefanucci, Pietro Buccella, Maher Kayal and Jean-Michel Sallese Swiss Federal Institute of Technology Lausanne, Switzerland MOS-AK
More informationPHYSICAL ELECTRONICS(ECE3540) CHAPTER 9 METAL SEMICONDUCTOR AND SEMICONDUCTOR HETERO-JUNCTIONS
PHYSICAL ELECTRONICS(ECE3540) CHAPTER 9 METAL SEMICONDUCTOR AND SEMICONDUCTOR HETERO-JUNCTIONS Tennessee Technological University Wednesday, October 30, 013 1 Introduction Chapter 4: we considered the
More informationMOSFET Physics: The Long Channel Approximation
MOSFET Physics: The ong Channel Approximation A basic n-channel MOSFET (Figure 1) consists of two heavily-doped n-type regions, the Source and Drain, that comprise the main terminals of the device. The
More informationChapter 13 Small-Signal Modeling and Linear Amplification
Chapter 13 Small-Signal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 13-1 Chapter Goals Understanding of concepts related to: Transistors
More informationIntroduction to Transistors. Semiconductors Diodes Transistors
Introduction to Transistors Semiconductors Diodes Transistors 1 Semiconductors Typical semiconductors, like silicon and germanium, have four valence electrons which form atomic bonds with neighboring atoms
More informationHoles (10x larger). Diode currents proportional to minority carrier densities on each side of the depletion region: J n n p0 = n i 2
Part V. (40 pts.) A diode is composed of an abrupt PN junction with N D = 10 16 /cm 3 and N A =10 17 /cm 3. The diode is very long so you can assume the ends are at x =positive and negative infinity. 1.
More information1st Year-Computer Communication Engineering-RUC. 4- P-N Junction
4- P-N Junction We begin our study of semiconductor devices with the junction for three reasons. (1) The device finds application in many electronic systems, e.g., in adapters that charge the batteries
More informationEE105 - Fall 2005 Microelectronic Devices and Circuits
EE105 - Fall 005 Microelectronic Devices and Circuits ecture 7 MOS Transistor Announcements Homework 3, due today Homework 4 due next week ab this week Reading: Chapter 4 1 ecture Material ast lecture
More informationEE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region
EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 10 MOSFET part 1 guntzel@inf.ufsc.br ual-well Trench-Isolated
More informationpn JUNCTION THE SHOCKLEY MODEL
The pn Junction: The Shockley Model ( S. O. Kasap, 1990-001) 1 pn JUNCTION THE SHOCKLEY MODEL Safa Kasap Department of Electrical Engineering University of Saskatchewan Canada Although the hole and its
More informationLecture 38 - Bipolar Junction Transistor (cont.) May 9, 2007
6.72J/3.43J - Integrated Microelectronic Devices - Spring 27 Lecture 38-1 Lecture 38 - Bipolar Junction Transistor (cont.) May 9, 27 Contents: 1. Non-ideal effects in BJT in FAR Reading material: del Alamo,
More information13. Bipolar transistors
Technische Universität Graz Institute of Solid State Physics 13. Bipolar transistors Jan. 16, 2019 Technische Universität Graz Institute of Solid State Physics bipolar transistors npn transistor collector
More informationLecture 04 Review of MOSFET
ECE 541/ME 541 Microelectronic Fabrication Techniques Lecture 04 Review of MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) What is a Transistor? A Switch! An MOS Transistor V GS V T V GS S Ron D
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 9/18/2007 P Junctions Lecture 1 Reading: Chapter 5 Announcements For THIS WEEK OLY, Prof. Javey's office hours will be held on Tuesday, Sept 18 3:30-4:30
More informationSemiconductor Junctions
8 Semiconductor Junctions Almost all solar cells contain junctions between different materials of different doping. Since these junctions are crucial to the operation of the solar cell, we will discuss
More informationLecture 35 - Bipolar Junction Transistor (cont.) November 27, Current-voltage characteristics of ideal BJT (cont.)
6.720J/3.43J - Integrated Microelectronic Devices - Fall 2002 Lecture 35-1 Lecture 35 - Bipolar Junction Transistor (cont.) November 27, 2002 Contents: 1. Current-voltage characteristics of ideal BJT (cont.)
More informationMOS Transistor Theory
MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors
More informationIntroduction to Power Semiconductor Devices
ECE442 Power Semiconductor Devices and Integrated Circuits Introduction to Power Semiconductor Devices Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Power Semiconductor Devices Applications System Ratings
More informationStudent Number: CARLETON UNIVERSITY SELECTED FINAL EXAMINATION QUESTIONS
Name: CARLETON UNIVERSITY SELECTE FINAL EXAMINATION QUESTIONS URATION: 6 HOURS epartment Name & Course Number: ELEC 3908 Course Instructors: S. P. McGarry Authorized Memoranda: Non-programmable calculators
More informationLecture 5 Junction characterisation
Lecture 5 Junction characterisation Jon Major October 2018 The PV research cycle Make cells Measure cells Despair Repeat 40 1.1% 4.9% Data Current density (ma/cm 2 ) 20 0-20 -1.0-0.5 0.0 0.5 1.0 Voltage
More informationGEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering
NAME: GEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering ECE 4430 First Exam Closed Book and Notes Fall 2002 September 27, 2002 General Instructions: 1. Write on one side of
More informationDiodes for Power Electronic Applications
Lecture Notes Diodes for Power Electronic Applications William P. Robbins Professor, Dept. of Electrical and Computer Engineering University of Minnesota OUTLINE PN junction power diode construction Breakdown
More informationLecture 15 The pn Junction Diode (II)
Lecture 15 The pn Junction Diode (II I-V characteristics Forward Bias Reverse Bias Outline Reading Assignment: Howe and Sodini; Chapter 6, Sections 6.4-6.5 6.012 Spring 2007 Lecture 15 1 1. I-V Characteristics
More informationLong-channel MOSFET IV Corrections
Long-channel MOSFET IV orrections Three MITs of the Day The body ect and its influence on long-channel V th. Long-channel subthreshold conduction and control (subthreshold slope S) Scattering components
More informationPHYSICAL ELECTRONICS(ECE3540) CHAPTER 9 METAL SEMICONDUCTOR AND SEMICONDUCTOR HETERO-JUNCTIONS
PHYSICAL ELECTRONICS(ECE3540) CHAPTER 9 METAL SEMICONDUCTOR AND SEMICONDUCTOR HETERO-JUNCTIONS Tennessee Technological University Monday, November 11, 013 1 Introduction Chapter 4: we considered the semiconductor
More informationIntroduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline
Introduction to MOS VLSI Design hapter : MOS Transistor Theory copyright@david Harris, 004 Updated by Li hen, 010 Outline Introduction MOS apacitor nmos IV haracteristics pmos IV haracteristics Gate and
More informationConsider a uniformly doped PN junction, in which one region of the semiconductor is uniformly doped with acceptor atoms and the adjacent region is
CHAPTER 7 The PN Junction Consider a uniformly doped PN junction, in which one region of the semiconductor is uniformly doped with acceptor atoms and the adjacent region is uniformly doped with donor atoms.
More informationSample Exam # 2 ECEN 3320 Fall 2013 Semiconductor Devices October 28, 2013 Due November 4, 2013
Sample Exam # 2 ECEN 3320 Fall 203 Semiconductor Devices October 28, 203 Due November 4, 203. Below is the capacitance-voltage curve measured from a Schottky contact made on GaAs at T 300 K. Figure : Capacitance
More informationUNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 105: Microelectronic Devices and Circuits Spring 2008 MIDTERM EXAMINATION #1 Time
More informationChapter 10 Instructor Notes
G. izzoni, Principles and Applications of lectrical ngineering Problem solutions, hapter 10 hapter 10 nstructor Notes hapter 10 introduces bipolar junction transistors. The material on transistors has
More information