Chapter 13 Problem Solutions Computer Simulation Computer Simulation ma/ V 80. r I (120)(0.026)
|
|
- Hugo O’Connor’
- 5 years ago
- Views:
Transcription
1 Chapter 3 Pblem lutions 3. Computer Simulation 3. Computer Simulation 3.3 (a) ( Ri) g 0 C m T 0.0 r 80 o MΩ C 0 r 80 o MΩ C m/ Ri + ( + βn) R 7 (0)(0.0) 7 5. kω 0. BE ( on) 0. C m R 0 (0)(0.0) 0 kω Ri 0 + () MΩ 79(.) 55 R r ( β ) r β r R+ 7 R o βn( + βn) 7 ban b R + 7 Ri o βn( + βn) r o7 R v o Ri R kω 0. o c7 o7 n b7 o7 n o7 c C7 (0)()(00) 0 v v Overall gain v (55)( 83).59 0 (80)(0.0) (b) Ri r π an 0 kω 0.00 Ri 08 kω (c) fpd an CM (0)( + 83) 8,0 pf π R C eq M Req Ri MΩ fpd 7.7 Hz π ( )(8,0 0 )
2 Gain-Banwith Puct (7.7)(.59 0 ).3 MHz 3. a. Q 3 acts as the ptection evice. b. Same as part (a). 3.5 f we assume BE (on) 0.7, then in breakown voltage ( 5) (a) REF 0.50 R5 57. kω R5 REF C0R T ln C R ln R. kω ( 5) (b) REF REF 0.53 m C0 (.) (0.0)ln C0 By trial an err,. μ C0 3.7 (a) REF 0.50 m 3 REF ln (0.0) ln S ( 5) R5 R5 57. kω R ln R. kω BE0 0.0ln BE (b) Fm Pblem 3., REF 0.5m BE EB 0.0ln ( 5) REF REF m 0. μ fm Pblem 3. BE T BE EB C 3.8 a ( 5) REF REF 0 0. m REF C0R T ln C0 0. C0 (5) (0.0) ln C0
3 By trial an err;. μ C0 C0 C C 7.0μ m C7 REF C m C3 REF C3 (b) Using Example kω R 50 [3.5 + (0)(0.)] kω r E π βn T C an 0.5 (0.5)(0.) + 0. C m kω R 39 + (0)(5.) 5.5 MΩ r i π 73 kω m / r0 7.0 MΩ R 7.0[ + (0.73)( 73)] 8.9 MΩ act 50 r0 7.0 MΩ ( ) Gain of ifferential amp stage Using Example 3.5, an neglecting the input resistance to the output stage: 50 Ract 303 kω 0.5 C3B (00)(0)(50)(303) (303) v (5500)[ (0)(0.)] v 55 Gain of secon stage 3.9 C0 9 μ Fm Equation (3.) βp + βp + (0) + (0) + C0 βp + 3βP + (0) + 3(0) (9) 0.5 μ C 0.8 μ
4 μ + + β 0 P μ C9 C9 C9 B9 B9 β P μ B B ( + β P ) β P 0 C (0.8) C 9.35 μ + β P 3.0 (on) + () B5 BE C (0.0095)() C7 C7 C8 C9 REF E3 C μ 50 9 μ 0.7 m 0.7 m REF 38 μ + ( )[ C 7 C8 C9 REF E3 C] Power [ ] Power 8.8 mw + Current supplie by an C7 C8 C9 REF E3 C.3 m 3. (a) v (min) v cm cm (max) v. cm (b) v (min) 5 + (0.). v cm cm (max) v. cm 3. f v0 5, the base voltage of Q is pulle low, an Q 8 an Q 9 are effectively cut off. s a first appximation 0. C. m B 0. m 00 C5 C3 B m C5 BE5 T ln (0.0)ln
5 s a secon appximation C C.8 m B 0.09 m 00 an m C5 C5 3.3 a. Neglecting base currents: D BS D BB D T ln S (0.0) ln BB BB / CN CP S exp T CN exp (0.0) 0.5 m CP b. F v 5, v0 5 5 il.5 m s a first appximation i.5 m CN L BEN (0.0)ln Neglecting base currents,.089 BB EBP 0.58 CP 0.0 s a secon appximation, i m 5 0 exp CP 0.3 m CN L CP CN 3. BB.57 R + R.8 kω (0.) 0.08 BE BS C (0.9) BS T ln (0.0) ln S S (0.0) ln 0
6 BE 0. R R.8 R 33.9 kω R 30.3 kω BE BB R+ R 0. (.57) 3.5 (a) ( Ri) Fm example μ /, 5. MΩ MΩ ssuming R 8 0, we fin Ri + ( + β n) R E 39 + (0) ( ).95 M Ω (35) ( ) 09 (b) Fm Equation (3.0), βn( + βn) R9 ( Ract Ri3 R07 ) v Ri{ R ( + βn) Rg } F Rg 0, Ri.95 MΩ Using the results of Example (0)(50) ( ) v v 79 (950){ } 3. Let C0 0 μ, then C C 0 μ. Using Example 3.5, Ri.07 MΩ (00)(0.0) 0 kω m/ r0.5 MΩ 0.0 Ract.5[ + (0.79)( 0)]. MΩ 50 r0.5 MΩ 0.0
7 CQ ( r0 Ract Ri ) T 0 (.5..07) Fm Pblem μ, C7 0.5 m, C m E7R8 + BE7 0.5 (0.5)(0.) + 0. C B R C 0.03 m (00)(0.0) K 0.5 RE R9 [ 7 + ( + β ) R8] 50 [3.5 + (0)(0.)] K (00)(0.0) 39 K 0.03 Ri + ( + β ) RE 39 + (0)(5.) 5.50 MΩ (00)(0.0) 73 K m/ MΩ Ract [ + ( R )] 7.0[ + (0.73)( 73)] 8.9 MΩ MΩ ( Ract Ri) 7.0 ( ) R act 303 K R o K Fm Eq. (3.0), assuming Ri 3 β( + β) R9 ( Ract R07 ) v Ri { R9 + [ 7 + ( + β ) R8] } 8 (00)(0)(50)( ) (5500)[ (0)(0.)] v Overall gain v ( 7)( 55) 3,75
8 3.8 Using results fm Ri 5.50 M Ω, Ract [ + (0.73)( 73)] 7.93 MΩ MΩ ( ) Ract 0 K R o 7 0 K v 5 v (00)(0)(50)(0 0).09 0 (5500)[ (0)(0.)] Overall gain ( 885)( 090) 9, 50 v 3.9 R e r + R + β π 0 P an R0 R + R e ssume series resistance of Q 8 an Q 9 is small. R0 r03 Re + R07 r03b where Re + β P an R07 r07[ + 7 ( R8 r π 7 )] Using results fm Example 3., kω 7. kω m/ r07 9. kω R07 9.[ + (0.8)(0. 9.3)] 83 kω 50 r03b 9. kω Re.5 kω 5 R0 r03 Re kω (50)(0.0) r π 0.5 kω R e 0.0 kω 5 R e. Ω R. + 7 R 9. Ω
9 Ri + + β βn 00, βp 0 (a) 9.5 μ C ( n ) 3 + β P (00)(0.0) 57 K (0)(0.0) 3 7. K (0)(7.) Ri 57+ R.095 MΩ i (b) 7.0 μ C (00)(0.0) 73 K (0)(0.0) 3 3. K (0)(3.) Ri 73+ R.80 MΩ i 3. We can write 0 ( f) f f + j + j fpd f 8, 0 f f + j + j 0.7 f Phase: f f φ tan tan 0.7 f F a Phase margin 70, φ 0 f f 0 tan tan 0.7 f ssuming f 0.7, we have tan f f f f t this frequency, ( f ), so
10 8,0 f + + (0.3) , 37 f f 70,37 f.8 MHz 0.7, secon pole at f f f 5 MHz a. Original g m an g m μpcox Kp Kp L (.5)(0) 5 μ / Q K p (0.5)(0) m/ f L is increase to 50, then K p Kp (50)(0) 500 μ / (0.5)(0.099) m/ b. Gain of first stage ( r0 r0) (0.995)( ) 50 oltage gain of secon stage remains the same, v 5 v v (50)(5) 5, a. K p (0)(0) 00 μ / 0. m / 0 SG ( 0) REF SET 00 k (.5) P SG 0 SG (0.)(00)( SG 3SG +.5) 0SG 9SG ± (9) (0)(70) SG (0) SG.7
11 0.7 REF REF 89. μ 00 M 5, M, M 8 matche transists so that Q D7 REF 89. μ b. Small-signal voltage gain of input stage: ( ) Kp Q r0. MΩ λ 89. PD (0.0) r0. MΩ λn D 89. (0.0) (00)(89.) (..) Small-signal voltage gain of secon stage: v 7 ( r07 r08) Kn7 (0)(0) 00 μ / 7 Kn7D7 (0.)(0.089) m/ r08 5 kω λp D7 (0.0)(0.089) r07 kω λn D7 (0.0)(0.089) v (0.378)( 5) v overall voltage gain v v ()() v 9, Small-signal voltage gain of input stage: Kp Q ( ) Kp (0)(0) 00 μ / r0 000 kω Q 0. λ (0.0) P r0 000 kω Q 0. λ (0.005) n (0.)(0.) ( ) 33 Small-signal voltage gain of secon stage: v 7 ( r07 r08 ) Kn7 (0)(0) 00 μ /
12 g K (0.)(0.) 0.5 m/ r m7 n7 D kω λ (0.0)(0.) P D7 r kω λn D7 (0.005)(0.) (0.5)( ) 89 v v overall voltage gain is v v (33)(89) v 5,37 3. fpd π R C eq i where Req r0 r0 an Ci C( + v ) We can fin that v 5 an r 0 r MΩ R MΩ eq an C i ( + 5) 30 pf f PD π (.5 0 )(30 0 ) f.0 Hz PD 3.7 fpd π R C eq i where Req r0 r0 Fm Pblem 3., r 0. M Ω, r 0. MΩ an v 8 π (..) 0 Ci 8 C. 0 C ( + ) C () i C 88 pf 3.8 R r r We can fin that r07 r08.5 MΩ R R 0. MΩ v
13 3.9 a. ( g )( r r ) 0 m gs gs 0 0 r0 r0 0 ( r0 r0) v + g ( r r ) ( )( ) m g + an X X b. X m gs gs X r0 r0 R r r (a) [ ] Q Q 80 (0) μ 80 (b) D (5) ( GS 0.7 ) 5 GS D7 (50) ( SG7 0.7 ) 5 SG Set SG8P GS 8N L L 80 ( ) 30 8P 8P 80 L L 80 ( ) N 8N
14 80 ( ) GS 00 (0) GS 0.7 GS.0 Let M transists in series. Than 5.0 GS ( ) 3.7 L L L B 3.3 (a) 80 ( ) Q 50 μ (5) GS8 0.7 GS GS SG D D7 (5)( ) 3.7 μ (b) (5) m/ 800K ( 0.0)( 0.5) r K ( 0.05)( 0.5) ( ) ( 0.577)( ) 75 Secon stage:
15 g g ( r r ) m5 o5 o9 m5 r r (80)(50).5 m/.7 K (0.05)(0.5) 00 K (0.0)(0.5) (.5)(.7 00) 0 ssume the gain of the output stage, then v (75)( 0) 35, 350 v 3.33 (a) Ro Ro8 D ( ) KnDQ (0.5)(0.05) μ / 8 (0.5)(0.05) μ / MΩ λ DQ (0.05)(5).33MΩ λ ( 0.05)( 50) Ro8 8( 8 0) ()(.7)(.7) 597 MΩ Ro ( )( ) ()(.7)(.7.33) Ro 53 MΩ ()(53 597) 89, (b) Ro Ro Ro Ro 398 MΩ (c) fpd f 80 PD Hz π RC π o L ( )( ) GBW (89, )(80) GBW 7. MHz 3.3 (a) 8 0 MΩ λp D (0.0)(5).7 MΩ λn D (0.05)(5).33 MΩ λn D (0.05)(50) 35 (5).8 8 L L 80 (5) 3. L L Ro Ro Ro8 [ ( )( )] [ 8( 8 0)]
16 Define X an X L L Ro 3.X(.7)(.33 ).8X( )( ), 539XX 3.8X 7.X 3.8X + 7.X Ro, 539XX (.8 X) 3.8 X + 7. X 0,000 X 0.7X L. L We then fin X.0 L L p an.85 L n 3.35 Let + 5, 5 P T (0) 3 T 0.3 m REF 0. m 00 μ 8 0 MΩ (0.0)(50).33 MΩ (0.05)(50) 0.7 MΩ (0.05)(00) 35 (50) 59.X 8 L where X L ssume all with-to-length ratios are the same. 80 (50) 89.X L Ro Ro Ro8 ( )( r ) o 8( 8 0) 89.X(.33)( 0.7 ) 59. X()() ( 7.X)( 59.X) [ 7.X] [ 59.X] 7.X + 59.X Ro.X Ro ( 59.X)(.X) 5,000 W that X f all transists L 3.3
17 (a) B 8 ( ) MΩ λ (0.05)(90) DQ k n D (500)(30) 5 μ / L (3)(5)( ) 7 (b) R r r R 37 kω o o o o f fpd 85.8 khz (37 0 )(5 0 ) (c) PD 3 πrc o π 3 GBW (7)( ) GBW 3.3 MHz 3.37 (a) r o r o8 0.5 MΩ (0.0)(.5)(0) 0.7 MΩ (0.05)(.5)(0) Bg r r m o o8 ( ) m ( ) 00 (.5) g g 50 μ / m (0) 9 L L ssume all (W/L) ratios are the same except f M5an M..5 L L 5 (b) ssume the bias voltages are + 5, 5. ssume 9 L L B 80 (9)( 0.5) Q GS 80 GS REF 80 ( GSC 0.5) L C F four transists
18 L L GSC 80 ( ) 0.0 C (c) f3 B Ro MΩ π RC f 3 B 3 3 (00)(85 0 ) 7 o 85 khz π (8 0 )(3 0 ) GBW MHz C 3.38 (a) Fm previous results, we can write Ro 0 0 ( 0 ) Ro ( 8 ) Bg R R ( ) m o0 o MΩ λ ( ) (0.0)(.5)(0) PB Q/ MΩ λ B (0.05)(.5)(0) n ( Q/ ) ssume all transists have the same with-to-length ratios except f M 5 an M. Let X L k p 35 0 ( DQ 0 ) X (.5)(0) L X k n 80 ( DQ ) X (.5)(0) L.5 X 80 X (0) 80 X Ro 0 (83.7 X)(0.5)(0.5) 0.9 X MΩ Ro (.5 X)(0.7)(0.7) 5.3 X MΩ We want 0,000 (.5)(80 X)[0.9X 5.3 X] (0.9 X)(5.3 X) 00X 308X 0.9X + 5.3X X.5 L (.5)(.5). L L 5 (b) ssume bias voltages are + 5, 5
19 ssume.5 L L B Q (.5)( GS 0.5) GS.05 Nee 5 transists in series 0.05 GSC REF 80 ( ).0 L L C (c) f3 B where Ro Ro 0 Ro π RC o Ro MΩ Ro MΩ Ro MΩ f3 B.3 khz π (39 0 )(3 0 ) 3 GBW (0,000)(.3x0 ) GBW 7. MHz 3.39 ( M) ( M) ( Q) 0 ( M ) (5)(00) 7 μ / ( M) 500 kω λ DQ (0.0)(0.) 0 ( Q) 00 kω 0. CQ 7(0.5.) C
20 ( M) ( M) ( Q) 80 ( M ) (5)(00) 3 μ / ( M) 7 kω λ DQ (0.05)(0.) 80 ( Q) 800 kω CQ 0. (3) (a) ( ) ( ) m o o8 REF 00 μ Kn Kp 0.5 m/ λn λp 0.05 g R R where Ro8 8( 8 0) Ro ( ) ( ) 8 KPD8 (0.5)(0.) 0.7 m/ 8 7 kω λp D8 (0.05)(0.) 0 7 kω λp D8 C m/ T kω C kω λn D (0.05)(0.) 7 kω λp D (0.05)(0.) g K (0.5)(0.) 0.7 m/ m P D Ro8 (0.7)(7)(7) 98.9 MΩ Ro (3.8)(800)(333 7) 83. MΩ 7( ) 8,85 3. ssume biase at + 0, 0. P 3 REF (0) 0 REF 7 μ ( Ro Ro8) 5, 000 k n 80 μ/, k p 35 μ/ λ 0.05, λ 0.0 n ssume. L L p p n
21 ( ) Ro Ro ( )( ) MΩ λp D8 (0.0)(83.3) 0 λp D8 0.0 MΩ g k 35 X 3.3X p m8 D8 (.) (83.3) L 8 where X L n MΩ C MΩ λn D (0.05)(7) 0.0 MΩ λp D (0.0)(83.3) C μ / T 0.0 k p 35 D (.) X (83.3) L 3.3X Ro (30)(0.90) MΩ Ro8 (3.3 X)(0.0)(0.0) 0.8 X MΩ 5, 000 (3.3 X) X 30,0X (3.3 X ) X which yiels X.8 X. L n an + (.)(.).3 L P 3.3 F v cm (max), assume CB ( Q 5) 0. S D9 D0 0.8 m Using parameters given in Example 3. D9 0.8 SG TP +..7 KP 0.0 v (max) v (max). cm cm
22 F v cm (min), assume SD ( M9 ) SD ( sat) SG + TP D 0 D 0 (0.5) D 0 (0.5) D 0.8 vcm (min).8 + SD (sat) SG , common-moe voltage range 5.8 v cm. Or, assuming the input is limite to ± 5, then 5 v cm. 3. F 300 μ, SG BE + (0.3)(8) KP( SG + TP) 0.3 K (3.) K 0.7 m/ P P 3.5 F CB 0 f both Q an Q 7, then S SG + ( S) S.+ SG 0. + R SG + TP an KP lso KP( SG + TP) so + + SG SG SG SG + SG SG SG + 0. (0.5)(8)(.) 0. (.8.9) ± (.) ()(.5) SG.33 () S an.75 S 3. C5 C 300 μ Using the parameters fm Examples 3. an 3.3, we have βnt (00)(0.0) Ri kω 0.3 C3 KnQ5 ( Ri) (0.)(0.3) (7.3) 0.38
23 g 0.3 C3 m3 T m/ 50 r03 7 kω C3 0.3 v 3 r03 (.5)(7) v 97 Overall gain: v (0.38)(97) 9, ssuming the resistances looking into Q an into the output stage are very large, we have β R03 v 3 + ( + β ) RE3 where R03 r ( RE3 r π 3 ) 50 C3 300 μ,r03 7 kω m / 0.0 (00)(0.0) r π kω 0.3 R03 (7) + (.5)( 7.3).98 MΩ (00)(980) v (0)() Ci C( + v ) [ + 8] C,780 pf fpd π ReqCi R R r r eq i i 0 00 Neglecting R, 3 r kω λ D0 (0.0)(0.5) Neglecting R 5, 50 r0 333 kω 0.5 Ri 3 + ( + β ) RE (0)() 8 kω f PD π (, 780) 0 f PD 77. Hz Unity-Gain Banwith Gain of first stage: 3
24 K ( R r r ) n Qs o o0 (0.)(0.3) ( ) (0.)( ) 5. Overall gain: v (5.)(8) 0,7 unity-gain banwith (77.)(0,7) 7.95 MHz 3.8 Since GS 0 in, 0.8 m 3.9 DSS J REF DSS a. R r + ( + β) [ r + ( + β) R ] i π5 π (00)(0.0) 3 kω 0. C 00 μ C5 μ β 00 (00)(0.0) r π kω 0.00 R i (0) 3 + (0)(0.3) R i 5.7 MΩ [ ] b. v ( r0 r0 Ri) D DSS (0.)(0.) P m / r0 500 kω λ D (0.0)(0.) 5.0 r0 500 kω C 0. v (0.093)[ ]. v 3.50 a. Nee SD ( QE ) SD ( sat) P F minimum bias ± 3 Set 3 an 3 P ZK ZK D REF R so that R3 R3 kω 0. Set bias in QE REF + Z m Therefe, E
25 DSS 0. m b. Neglecting base currents 0. 0 REF 0.5 m R so that R.8 kω 3.5 a. We have D DSS (0.5)() P 0.35 m/ r0 00 kω λ D (0.0)(0.5) 00 r0 00 kω D m/ 0.0 (00)(0.0) r π 0. kω 0.5 R0 r 0 + ( r R ) π 00 + ( 9.3)( ) 035 kω ( ) r0 R0 RL F RL 0.35( ) 33.7 With these parameter values, gain can never reach 500. b. Similarly f this part, gain can never reach 700.
V = = A = ln V
Chapter Problem Solutions. a. b. c. γ + γ + BE + C + + γ + ( γ ( γ C γ + BE + BE γ BE and C γ ( γ + or C BE + C ma.5 kω.7 ( ma + 4. kω.5 kω C. (a ln C BE T S (i μ 6 A,.6 ln.588 μa C BE 4 (ii μ 6 A,.6 ln.5987
More informationHomework Assignment 08
Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance
More informationAssignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.
Page 1 of 3 ELEC 312: ELECTRONICS II : ASSIGNMENT-3 Department of Electrical and Computer Engineering Winter 2012 1. A common-emitter amplifier that can be represented by the following equivalent circuit,
More informationLecture 140 Simple Op Amps (2/11/02) Page 140-1
Lecture 40 Simple Op Amps (2//02) Page 40 LECTURE 40 SIMPLE OP AMPS (READING: TextGHLM 425434, 453454, AH 249253) INTRODUCTION The objective of this presentation is:.) Illustrate the analysis of BJT and
More informationSystematic Design of Operational Amplifiers
Systematic Design of Operational Amplifiers Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 10-05 061 Table of contents Design of Single-stage OTA Design of
More informationECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION
ECE-343 Test 2: Mar 21, 2012 6:00-8:00, Closed Book Name : SOLUTION 1. (25 pts) (a) Draw a circuit diagram for a differential amplifier designed under the following constraints: Use only BJTs. (You may
More informationRIB. ELECTRICAL ENGINEERING Analog Electronics. 8 Electrical Engineering RIB-R T7. Detailed Explanations. Rank Improvement Batch ANSWERS.
8 Electrical Engineering RIB-R T7 Session 08-9 S.No. : 9078_LS RIB Rank Improvement Batch ELECTRICL ENGINEERING nalog Electronics NSWERS. (d) 7. (a) 3. (c) 9. (a) 5. (d). (d) 8. (c) 4. (c) 0. (c) 6. (b)
More informationMicroelectronic Circuit Design 4th Edition Errata - Updated 4/4/14
Chapter Text # Inside back cover: Triode region equation should not be squared! i D = K n v GS "V TN " v & DS % ( v DS $ 2 ' Page 49, first exercise, second answer: -1.35 x 10 6 cm/s Page 58, last exercise,
More informationClass AB Output Stage
Class AB Output Stage Class AB amplifier Operation Multisim Simulation - VTC Class AB amplifier biasing Widlar current source Multisim Simulation - Biasing 1 Class AB Operation v I V B (set by V B ) Basic
More informationMICROELECTRONIC CIRCUIT DESIGN Second Edition
MICROELECTRONIC CIRCUIT DESIGN Second Edition Richard C. Jaeger and Travis N. Blalock Answers to Selected Problems Updated 10/23/06 Chapter 1 1.3 1.52 years, 5.06 years 1.5 2.00 years, 6.65 years 1.8 113
More informationUniversity of Toronto. Final Exam
University of Toronto Final Exam Date - Dec 16, 013 Duration:.5 hrs ECE331 Electronic Circuits Lecturer - D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last
More informationLecture 37: Frequency response. Context
EECS 05 Spring 004, Lecture 37 Lecture 37: Frequency response Prof J. S. Smith EECS 05 Spring 004, Lecture 37 Context We will figure out more of the design parameters for the amplifier we looked at in
More informationCircle the one best answer for each question. Five points per question.
ID # NAME EE-255 EXAM 3 November 8, 2001 Instructor (circle one) Talavage Gray This exam consists of 16 multiple choice questions and one workout problem. Record all answers to the multiple choice questions
More informationECE 523/421 - Analog Electronics University of New Mexico Solutions Homework 3
ECE 523/42 - Analog Electronics University of New Mexico Solutions Homework 3 Problem 7.90 Show that when ro is taken into account, the voltage gain of the source follower becomes G v v o v sig R L r o
More informationErrata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg
Errata 2 nd Ed. (5/22/2) Page Errata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg Page Errata 82 Line 4 after figure 3.2-3, CISW CJSW 88 Line between Eqs. (3.3-2)
More informationMicroelectronic Circuit Design Fourth Edition - Part I Solutions to Exercises
Page Microelectronic Circuit esign Fourth Edition - Part I Solutions to Exercises CHAPTER V LSB 5.V 0 bits 5.V 04bits 5.00 mv V 5.V MSB.560V 000000 9 + 8 + 4 + 0 785 0 V O 785 5.00mV or ) 5.V 3.95 V V
More informationDr JBO Student ID Number: Model Answer Section: 01A / 01B Lecturer: Dr. Jamaludin Bin Omar. Name:
EEEB273 - Quiz 5 [Question Set 1] Section: 01A / 01B For the class AB output stage in, given that V CC = 12 V and V BB = 1.44 V. R L = 1 k. The reverse-bias saturation current for the transistors, I S
More informationECE 546 Lecture 11 MOS Amplifiers
ECE 546 Lecture MOS Amplifiers Spring 208 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine Amplifiers Definitions Used to increase
More informationEE 435. Lecture 16. Compensation Systematic Two-Stage Op Amp Design
EE 435 Lecture 6 Compensation Systematic Two-Stage Op Amp Design Review from last lecture Review of Basic Concepts Pole Locations and Stability Theorem: A system is stable iff all closed-loop poles lie
More informationErrata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg
Errata nd Ed. (0/9/07) Page Errata of CMOS Analog Circuit Design nd Edition By Phillip E. Allen and Douglas R. Holberg Page Errata 8 Line 4 after figure 3.3, CISW CJSW 0 Line from bottom: F F 5 Replace
More informationFigure Circuit for Question 1. Figure Circuit for Question 2
Exercises 10.7 Exercises Multiple Choice 1. For the circuit of Figure 10.44 the time constant is A. 0.5 ms 71.43 µs 2, 000 s D. 0.2 ms 4 Ω 2 Ω 12 Ω 1 mh 12u 0 () t V Figure 10.44. Circuit for Question
More informationBipolar junction transistors
Bipolar junction transistors Find parameters of te BJT in CE configuration at BQ 40 µa and CBQ V. nput caracteristic B / µa 40 0 00 80 60 40 0 0 0, 0,5 0,3 0,35 0,4 BE / V Output caracteristics C / ma
More informationUniversity of Pennsylvania Department of Electrical and Systems Engineering ESE 319 Microelectronic Circuits. Final Exam 10Dec08 SOLUTIONS
University of Pennsylvania Department of Electrical and Systems Engineering ESE 319 Microelectronic Circuits Final Exam 10Dec08 SOLUTIONS This exam is a closed book exam. Students are allowed to use a
More informationAnalog Circuit Design Discrete & Integrated
This document contains the Errata for the textbook Analog Circuit Design Discrete & Integrated The Hardcover Edition (shown below at the left and published by McGraw-Hill Education) was preceded by a Spiral-Bound
More informationLecture (5) Power Factor,threephase circuits, and Per Unit Calculations
Lecture (5) Power Factor,threephase circuits, and Per Unit Calculations 5-1 Repeating the Example on Power Factor Correction (Given last Class) P? Q? S? Light Motor From source 1000 volts @ 60 Htz 10kW
More informationFinal Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.
Final Exam Name: Max: 130 Points Question 1 In the circuit shown, the op-amp is ideal, except for an input bias current I b = 1 na. Further, R F = 10K, R 1 = 100 Ω and C = 1 μf. The switch is opened at
More informationAt point G V = = = = = = RB B B. IN RB f
Common Emitter At point G CE RC 0. 4 12 0. 4 116. I C RC 116. R 1k C 116. ma I IC 116. ma β 100 F 116µ A I R ( 116µ A)( 20kΩ) 2. 3 R + 2. 3 + 0. 7 30. IN R f Gain in Constant Current Region I I I C F
More informationCircuit Theory Chapter 7 Response of First-Order RL and R Circuits
140310 Circuit Theory Chapter 7 Response of First-Orer RL an R Circuits 140310 Circuit Theory Chapter 7 Response of First-Orer RL an RC Circuits Chapter Objectives Be able to etermine the natural response
More informationQuick Review. ESE319 Introduction to Microelectronics. and Q1 = Q2, what is the value of V O-dm. If R C1 = R C2. s.t. R C1. Let Q1 = Q2 and R C1
Quick Review If R C1 = R C2 and Q1 = Q2, what is the value of V O-dm? Let Q1 = Q2 and R C1 R C2 s.t. R C1 > R C2, express R C1 & R C2 in terms R C and ΔR C. If V O-dm is the differential output offset
More informationECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION
ECE-343 Test : Feb 0, 00 6:00-8:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z
More informationDelhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:
Serial : ND_EE_NW_Analog Electronics_05088 Delhi Noida Bhopal Hyderabad Jaipur Lucknow ndore Pune Bhubaneswar Kolkata Patna Web: E-mail: info@madeeasy.in Ph: 0-4546 CLASS TEST 08-9 ELECTCAL ENGNEENG Subject
More informationHomework Assignment 11
Homework Assignment Question State and then explain in 2 3 sentences, the advantage of switched capacitor filters compared to continuous-time active filters. (3 points) Continuous time filters use resistors
More informationLecture 150 Simple BJT Op Amps (1/28/04) Page 150-1
Lecture 50 Simple BJT Op Amps (/28/04) Page 50 LECTURE 50 SIMPLE BJT OP AMPS (READING: TextGHLM 425434, 453454, AH 249253) INTRODUCTION The objective of this presentation is:.) Illustrate the analysis
More informationECE137B Final Exam. There are 5 problems on this exam and you have 3 hours There are pages 1-19 in the exam: please make sure all are there.
ECE37B Final Exam There are 5 problems on this exam and you have 3 hours There are pages -9 in the exam: please make sure all are there. Do not open this exam until told to do so Show all work: Credit
More informationESE319 Introduction to Microelectronics Common Emitter BJT Amplifier
Common Emitter BJT Amplifier 1 Adding a signal source to the single power supply bias amplifier R C R 1 R C V CC V CC V B R E R 2 R E Desired effect addition of bias and signal sources Starting point -
More informationPhiladelphia University Faculty of Engineering Communication and Electronics Engineering
Module: Electronics II Module Number: 6503 Philadelphia University Faculty o Engineering Communication and Electronics Engineering Ampliier Circuits-II BJT and FET Frequency Response Characteristics: -
More informationSwitched-Capacitor Circuits David Johns and Ken Martin University of Toronto
Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually
More informationECE 304: Design Issues for Voltage Follower as Output Stage S&S Chapter 14, pp
ECE 34: Design Issues for oltage Follower as Output Stage S&S Chapter 14, pp. 131133 Introduction The voltage follower provides a good buffer between a differential amplifier and a load in two ways: 1.
More informationMicroelectronics: Circuit Analysis and Design, 4 th edition Chapter 2. Chapter (a) For. Then ( ) 06. rad 10. Also ( ) π. Now 2.
. (a) >. 6
More informationENGN3227 Analogue Electronics. Problem Sets V1.0. Dr. Salman Durrani
ENGN3227 Analogue Electronics Problem Sets V1.0 Dr. Salman Durrani November 2006 Copyright c 2006 by Salman Durrani. Problem Set List 1. Op-amp Circuits 2. Differential Amplifiers 3. Comparator Circuits
More informationECE 6412, Spring Final Exam Page 1
ECE 64, Spring 005 Final Exam Page FINAL EXAMINATION SOLUTIONS (Average score = 89/00) Problem (0 points This problem is required) A comparator consists of an amplifier cascaded with a latch as shown below.
More informationCMOS Analog Circuits
CMOS Analog Circuits L6: Common Source Amplifier-1 (.8.13) B. Mazhari Dept. of EE, IIT Kanpur 19 Problem statement : Design an amplifier which has the following characteristics: + CC O in R L - CC A 100
More informationHomework Assignment 09
Homework Assignment 09 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3-dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =
More informationLecture 310 Open-Loop Comparators (3/28/10) Page 310-1
Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1 LECTURE 310 OPEN-LOOP COMPARATORS LECTURE ORGANIZATION Outline Characterization of comparators Dominant pole, open-loop comparators Two-pole, open-loop
More informationFeedback design for the Buck Converter
Feedback design for the Buck Converter Portland State University Department of Electrical and Computer Engineering Portland, Oregon, USA December 30, 2009 Abstract In this paper we explore two compensation
More information3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti
Inverter with active load It is the simplest gain stage. The dc gain is given by the slope of the transfer characteristics. Small signal analysis C = C gs + C gs,ov C 2 = C gd + C gd,ov + C 3 = C db +
More informationBiasing the CE Amplifier
Biasing the CE Amplifier Graphical approach: plot I C as a function of the DC base-emitter voltage (note: normally plot vs. base current, so we must return to Ebers-Moll): I C I S e V BE V th I S e V th
More informationAmplifiers, Source followers & Cascodes
Amplifiers, Source followers & Cascodes Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 0-05 02 Operational amplifier Differential pair v- : B v + Current mirror
More informationID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom
ID # NAME EE-255 EXAM 3 April 7, 1998 Instructor (circle one) Ogborn Lundstrom This exam consists of 20 multiple choice questions. Record all answers on this page, but you must turn in the entire exam.
More informationHomework 7 - Solutions
Homework 7 - Solutions Note: This homework is worth a total of 48 points. 1. Compensators (9 points) For a unity feedback system given below, with G(s) = K s(s + 5)(s + 11) do the following: (c) Find the
More informationLECTURE 380 TWO-STAGE OPEN-LOOP COMPARATORS - II (READING: AH ) Trip Point of an Inverter
Lecture 380 Two-Stage Open-Loop Comparators-II (4/5/02) Page 380-1 LECTURE 380 TWO-STAGE OPEN-LOOP COMPARATORS - II (READING: AH 445-461) Trip Point of an Inverter V DD In order to determine the propagation
More informationECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120
ECE 6412, Spring 2002 Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120 Problem 1O 2O 3 4 5 6 7 8 Score INSTRUCTIONS: This exam is closed book with four sheets of notes permitted. The exam consists of
More informationECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution
ECE-342 Test 3: Nov 30, 2010 6:00-8:00, Closed Book Name : Solution All solutions must provide units as appropriate. Unless otherwise stated, assume T = 300 K. 1. (25 pts) Consider the amplifier shown
More information350mW, PNP Small Signal Transistor
35mW, PNP Small Signal Traistor FEATURES - Epitaxial planar die cotruction - Surface device type mounting - Moisture seitivity level - Matte Tin (Sn) lead finish with Nickel (Ni) underplate - Pb free version
More informationLecture 050 Followers (1/11/04) Page ECE Analog Integrated Circuits and Systems II P.E. Allen
Lecture 5 Followers (1/11/4) Page 51 LECTURE 5 FOLLOWERS (READING: GHLM 344362, AH 221226) Objective The objective of this presentation is: Show how to design stages that 1.) Provide sufficient output
More informationV in (min) and V in (min) = (V OH -V OL ) dv out (0) dt = A p 1 V in = = 10 6 = 1V/µs
ECE 642, Spring 2003 - Final Exam Page FINAL EXAMINATION (ALLEN) - SOLUTION (Average Score = 9/20) Problem - (20 points - This problem is required) An open-loop comparator has a gain of 0 4, a dominant
More informationElectronics II. Midterm II
The University of Toledo f4ms_elct7.fm - Section Electronics II Midterm II Problems Points. 7. 7 3. 6 Total 0 Was the exam fair? yes no The University of Toledo f4ms_elct7.fm - Problem 7 points Given in
More informationCommon Base Configuration
ommon Base onfguraton nput caracterstcs: s. B wt B const Output caracterstc: s. B wt const Pcture from ref [2] S. Lneykn, ntroducton to electroncs Slde [53] ommon Base Termnal caracterstcs [2] α BO FB
More informationStudio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.
Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.2 pp. 232-242 Two-stage op-amp Analysis Strategy Recognize
More informationGeneral Purpose Transistors
General Purpose Transistors NPN and PNP Silicon These transistors are designed for general purpose amplifier applications. They are housed in the SOT 33/SC which is designed for low power surface mount
More informationESE319 Introduction to Microelectronics. Feedback Basics
Feedback Basics Feedback concept Feedback in emitter follower Stability One-pole feedback and root locus Frequency dependent feedback and root locus Gain and phase margins Conditions for closed loop stability
More informationECE2210 Final given: Fall 13
ECE22 Final given: Fall 3. (23 pts) a) Draw the asymptotic Bode plot (the straight-line approximation) of the transfer function below. Accurately draw it on the graph provided. You must show the steps
More information55:041 Electronic Circuits The University of Iowa Fall Final Exam
Final Exam Name: Score Max: 135 Question 1 (1 point unless otherwise noted) a. What is the maximum theoretical efficiency for a class-b amplifier? Answer: 78% b. The abbreviation/term ESR is often encountered
More informationThe BJT Differential Amplifier. Basic Circuit. DC Solution
c Copyright 010. W. Marshall Leach, Jr., Professor, Georgia Institute of Technology, School of Electrical and Computer Engineering. The BJT Differential Amplifier Basic Circuit Figure 1 shows the circuit
More informationS.E. Sem. III [ETRX] Electronic Circuits and Design I
S.E. Sem. [ETRX] Electronic ircuits and Design Time : 3 Hrs.] Prelim Paper Solution [Marks : 80 Q.1(a) What happens when diode is operated at high frequency? [5] Ans.: Diode High Frequency Model : This
More informationChapter 3 Output stages
Chapter 3 utput stages 3.. Goals and properties 3.. Goals and properties deliver power into the load with good efficacy and small power dissipate on the final transistors small output impedance maximum
More informationCHAPTER.6 :TRANSISTOR FREQUENCY RESPONSE
CHAPTER.6 :TRANSISTOR FREQUENCY RESPONSE To understand Decibels, log scale, general frequency considerations of an amplifier. low frequency analysis - Bode plot low frequency response BJT amplifier Miller
More informationThe Common-Emitter Amplifier
c Copyright 2009. W. Marshall Leach, Jr., Professor, Georgia Institute of Technology, School of Electrical and Computer Engineering. The Common-Emitter Amplifier Basic Circuit Fig. shows the circuit diagram
More informationFlint Ward 1 !( 1. Voting Precinct Map «13 «15 «10. Legend. Precinct Number. Precinct Boundaries. Streets. Hydrography. Date: 1/18/2017.
T c K Tb K p b b F H O N F H ff ff p V H G F Y 2 Rx G J J Kcbc T H F H p p p p H Hb Gc O R IOOO RTENT V Jc K Ox F Hb Ox F G x R b 6 1 R F R b c j p G E F 1 R p bb G H Gc Y Hb 2 F 3 4 b R K K V R H p Rbb
More informationBehavior of Phase-Locked Loops
Phase-Locked Loops Behavior of Phase-Locked Loops Ching-Yuan Yang National Chung-Hsing University Department of Electrical Engineering Mathematical Model of VCOs 6- Phase of Signals V0 = Vmsin 0t V = Vmsin
More informationEE 330 Lecture 25. Amplifier Biasing (precursor) Two-Port Amplifier Model
EE 330 Lecture 25 Amplifier Biasing (precursor) Two-Port Amplifier Model Review from Last Lecture Exam Schedule Exam 2 Friday March 24 Review from Last Lecture Graphical Analysis and Interpretation 2 OX
More informationEE 321 Analog Electronics, Fall 2013 Homework #8 solution
EE 321 Analog Electronics, Fall 2013 Homework #8 solution 5.110. The following table summarizes some of the basic attributes of a number of BJTs of different types, operating as amplifiers under various
More informationEngineering 1620 Spring 2011 Answers to Homework # 4 Biasing and Small Signal Properties
Engineering 60 Spring 0 Answers to Homework # 4 Biasing and Small Signal Properties.).) The in-band Thevenin equivalent source impedance is the parallel combination of R, R, and R3. ( In-band implies the
More informationIXTN200N10L2 V DSS = 100V = 178A. Linear L2 TM Power MOSFET w/ Extended FBSOA. Advance Technical Information
Advance Technical Information Linear L2 TM Power MOSFET w/ Extended FBSOA N-Channel Enhancement Mode Guaranteed FBSOA Avalanche Rated IXTN2N1L2 S = V I D25 = 178A R DS(on) 11mΩ minibloc, SOT-227 E153432
More informationCollege of Engineering Department of Electronics and Communication Engineering. Test 1 With Model Answer
Name: Student D Number: Secton Number: 01/0/03/04 A/B Lecturer: Dr Jamaludn/ Dr Jehana Ermy/ Dr Azn Wat Table Number: College of Engneerng Department of Electroncs and Communcaton Engneerng Test 1 Wth
More informationEE 434 Lecture 34. Logic Design
EE 434 ecture 34 ogic Design Review from last time: Transfer characteristics of the static CMOS inverter (Neglect λ effects) Case 5 M cutoff, M triode V -V > V -V -V Tp V < V Tn V V V Tp Transfer characteristics
More informationContent. MIS Capacitor. Accumulation Depletion Inversion MOS CAPACITOR. A Cantoni Digital Switching
Content MIS Capacitor Accumulation Depletion Inversion MOS CAPACITOR 1 MIS Capacitor Metal Oxide C ox p-si C s Components of a capacitance model for the MIS structure 2 MIS Capacitor- Accumulation ρ( x)
More informationECE137B Final Exam. Wednesday 6/8/2016, 7:30-10:30PM.
ECE137B Final Exam Wednesday 6/8/2016, 7:30-10:30PM. There are7 problems on this exam and you have 3 hours There are pages 1-32 in the exam: please make sure all are there. Do not open this exam until
More informationOhm's Law and Resistance
Ohm's Law and Resistance Resistance Resistance is the property of a component which restricts the flow of electric current. Energy is used up as the voltage across the component drives the current through
More informationVidyalankar S.E. Sem. III [EXTC] Analog Electronics - I Prelim Question Paper Solution
. (a) S.E. Sem. [EXTC] Analog Electronics - Prelim Question Paper Solution Comparison between BJT and JFET BJT JFET ) BJT is a bipolar device, both majority JFET is an unipolar device, electron and minority
More informationLecture 4: R-L-C Circuits and Resonant Circuits
Lecture 4: R-L-C Circuits and Resonant Circuits RLC series circuit: What's V R? Simplest way to solve for V is to use voltage divider equation in complex notation: V X L X C V R = in R R + X C + X L L
More informationMaster Degree in Electronic Engineering. Analog and Telecommunication Electronics course Prof. Del Corso Dante A.Y Switched Capacitor
Master Degree in Electronic Engineering TOP-UIC Torino-Chicago Double Degree Project Analog and Telecommunication Electronics course Prof. Del Corso Dante A.Y. 2013-2014 Switched Capacitor Working Principles
More informationBJT Biasing Cont. & Small Signal Model
BJT Biasing Cont. & Small Signal Model Conservative Bias Design Bias Design Example Small Signal BJT Models Small Signal Analysis 1 Emitter Feedback Bias Design Voltage bias circuit Single power supply
More informationChapter 2 Switched-Capacitor Circuits
Chapter 2 Switched-Capacitor Circuits Abstract his chapter introduces SC circuits. A brief description is given for the main building blocks of a SC filter (operational amplifiers, switches, capacitors,
More informationThe current source. The Active Current Source
V ref + - The current source Minimum noise euals: Thevenin Norton = V ref DC current through resistor gives an increase of /f noise (granular structure) Accuracy of source also determined by the accuracy
More informationBJT Biasing Cont. & Small Signal Model
BJT Biasing Cont. & Small Signal Model Conservative Bias Design (1/3, 1/3, 1/3 Rule) Bias Design Example Small-Signal BJT Models Small-Signal Analysis 1 Emitter Feedback Bias Design R B R C V CC R 1 R
More informationIXFN140N30P. Polar TM Power MOSFET HiPerFET TM = 300V = 110A V DSS I D ns. t rr. N-Channel Enhancement Mode Avalanche Rated Fast Intrinsic Diode
Polar TM Power MOSFET HiPerFET TM N-Channel Enhancement Mode Avalanche Rated Fast Intrinsic Diode S I D25 R DS(on) t rr = 3V = 11A 24mΩ ns Symbol Test Conditions Maximum Ratings S = 25 C to 15 C 3 V V
More informationFYSE400 ANALOG ELECTRONICS
YSE400 ANALOG ELECTONCS LECTUE 3 Bipolar Sub Circuits 1 BPOLA SUB CCUTS Bipolar Current Sinks and -Sources Transistor operates in forwardactive region. < < sat CE CN max CE < < + BN CN BN max CE N N N
More informationESE319 Introduction to Microelectronics. Feedback Basics
Feedback Basics Stability Feedback concept Feedback in emitter follower One-pole feedback and root locus Frequency dependent feedback and root locus Gain and phase margins Conditions for closed loop stability
More informationBipolar Junction Transistor (BJT) - Introduction
Bipolar Junction Transistor (BJT) - Introduction It was found in 1948 at the Bell Telephone Laboratories. It is a three terminal device and has three semiconductor regions. It can be used in signal amplification
More informationfigure shows a pnp transistor biased to operate in the active mode
Lecture 10b EE-215 Electronic Devices and Circuits Asst Prof Muhammad Anis Chaudhary BJT: Device Structure and Physical Operation The pnp Transistor figure shows a pnp transistor biased to operate in the
More informationEE105 Fall 2014 Microelectronic Devices and Circuits
EE05 Fall 204 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 5 Sutardja Dai Hall (SDH) Terminal Gain and I/O Resistances of BJT Amplifiers Emitter (CE) Collector (CC) Base (CB)
More informationFeedback Transimpedance & Current Amplifiers
Feedback Transimpedance & Current Amplifiers Willy Sansen KULeuven, ESATMICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 1005 141 Table of contents Introduction Shuntshunt FB for Transimpedance
More informationProf. Anyes Taffard. Physics 120/220. Voltage Divider Capacitor RC circuits
Prof. Anyes Taffard Physics 120/220 Voltage Divider Capacitor RC circuits Voltage Divider The figure is called a voltage divider. It s one of the most useful and important circuit elements we will encounter.
More informationEE 321 Analog Electronics, Fall 2013 Homework #3 solution
EE 32 Analog Electronics, Fall 203 Homework #3 solution 2.47. (a) Use superposition to show that the output of the circuit in Fig. P2.47 is given by + [ Rf v N + R f v N2 +... + R ] f v Nn R N R N2 R [
More informationMAX471/MAX472 PART TEMP. RANGE PIN-PACKAGE. MAX471EPA 0 C to +70 C
19-; Rev 2; 12/96 µ µ µ µ PART TEMP. RANGE PIN-PACKAGE CPA CSA EPA C to +7 C C to +7 C -4 C to +8 C 8 Plastic DIP 8 SO 8 Plastic DIP ESA -4 C to +8 C 8 SO CPA C to +7 C 8 Plastic DIP CSA C to +7 C 8 SO
More informationYou wish to measure air temperatures over the range from 0 C to 50 C using the thermistor bridge shown below. R T Thermistor R 1 V + V R 3
PROBLEM 1 (45 points) UNIVERSITY OF CALIFORNIA Electrical Engineering and Computer Sciences EECS 145L Electronic Transducer Lab MIDTERM # (100 points maximum) (closed book, calculators OK- note formulas
More informationESE319 Introduction to Microelectronics. BJT Biasing Cont.
BJT Biasing Cont. Biasing for DC Operating Point Stability BJT Bias Using Emitter Negative Feedback Single Supply BJT Bias Scheme Constant Current BJT Bias Scheme Rule of Thumb BJT Bias Design 1 Simple
More informationR-L-C Circuits and Resonant Circuits
P517/617 Lec4, P1 R-L-C Circuits and Resonant Circuits Consider the following RLC series circuit What's R? Simplest way to solve for is to use voltage divider equation in complex notation. X L X C in 0
More informationElectronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory
Electronic Circuits Prof. Dr. Qiuting Huang 6. Transimpedance Amplifiers, Voltage Regulators, Logarithmic Amplifiers, Anti-Logarithmic Amplifiers Transimpedance Amplifiers Sensing an input current ii in
More information