# Microelectronic Circuit Design 4th Edition Errata - Updated 4/4/14

Size: px
Start display at page:

Transcription

1 Chapter Text # Inside back cover: Triode region equation should not be squared! i D = K n v GS "V TN " v & DS % ( v DS \$ 2 ' Page 49, first exercise, second answer: x 10 6 cm/s Page 58, last exercise, last answer: 0.46 Ω-cm 2.16 Ω-cm Page 80, second exercise: 798 kv/cm, 5.16x10-4 µm, µm. Page 83, exercise: 25.8 mv 25.9 mv Page 89, exercise: from Eq. (2.1). Page 172, exercise: (b) 3x10-15 A (c) 3 µa Page 185: The fifth exercise: (99.5 µa, 5.94 V). The sixth exercise should refer to Fig & (99.2 µa, 6.03 V). Page 198, both exercises: of BETA, VTO and LAMBDA for Page 200: Fourth exercise: (1.25 ma, 7.00 V) (b) part of fifth exercise: V, V, (1.54 ma, 7.36 V); Page 238, exercise: 5.5 if resistor R is changed Page 242, exercise: 5.22 if resistor R is changed Page 256, exercise: 1.39 fa Page 295, Table 6.2: The inverter definition should be Z = A and the column data Page 314, bottom: NM H calculation error: Page 324: Table 6.6, Saturated Load NM H Page 327, Fig. 6.32(a): Gate voltage error 5 V 2.5 V two times Page 837: Under CAD: Q-point: (257 µa, 4.54 V) Last exercise: λ = 0.02/V Page 343, exercise: 2.20 ns 2.19 ns Page 344: The second equation on the τ PLH line should be t r =

2 Page 347, exercise: Assume a pseudo NMOS gate. Answer: 1.62 ps Page 349, exercise: 189/1 190/1 Page 400, last exercise: versus 594 times. Page 426, exercise: W/L = 5 V WL = 5 V Page 428, exercise: W/L = 5 V WL = 5 V Page 431, first exercise, second answer: 1.34 ns Page 483, third exercise: -0.1 V, -0.8 V, -1.5 V, -2.8 V; Last exercise: -0.2 V, -0.9 V, -1.6 V, -2.8 V Page 501, exercise: 9.22 ma 9.16 ma Page 541, exercise: the last answer should just be 262 Ω Page 546, Eq : A = 10! 0 1.5! 0.5 = +10 Page 555, last paragraph: VCVC should be VCVS and VS should be VI two times. Page 557, Fig : I i should be i i Page 577, last exercise: Remove the comma in 50,100. It must be Page 581, Eq : A v ( s) = " Z 2 = " R 2 scr 1 Z 1 R 1 scr 1 +1 = " R 2 Page 582: Fig (a) v o ( t) = v o ( 0) " 1 R 1 s = s + # L A o 1+ # L s # RC v i( \$ )d\$ 0 Page 605, first exercise: v s v i ; second exercise, last two answers: V, µv Page 609, third exercise: 44.1, 36.3, 4.20 (10.5%), (-9.3%) Page 613 exercise: 100 µa 99.5 µa Page 622: 10.1; 24.5 MΩ; 1.57 Ω Page 626, Ex. 11.6: Problem statement: Find T and Page 628: The second exercise should refer to Ex Answers: 2140, kω, 9.21 Ω, Ω t

3 Page 632: Missing minus sign in equation for v th : = -9090v id Page 6.34, above Eq. (11.71) inpdependent source i i must be Page 637 exercise: for the shunt-series feedback Page 638 exercise: for the shunt-series feedback Page 639, Eq : i 2 = v!!av x ( x ) 1+ A = v x R B R B Page 640, near bottom of page: R A =10k! ( R id + R I ) =... Page 652 equation for V CM : V CM =.. = 5.0 V; in next line of text, and the CMRR calculation needs to be corrected: CMRR 3.65 x 10 4 Page 658, above last figure:p (assuming I + = 0 = I - ) Page 672, Eqn. (11.149): T ( s) = A o! o " = T o! o s +! o s +! o Page 673, Eqn. (11.152): T ( 0) = T o = A o! Page 675 (iii) Under damped " <1 ( Page 677, second exercise: 2.69 MHz 428 khz Page 705, second exercise, last answer: 3450 Hz Page 711, Section 12.2, first paragraph: The reference to Fig should be Fig Page 719, first exercise: K 3 " K #90o Page 724, in Ex. 12.7: R 1 = A v R 2 ( j" o ) Page 727, third exercise:..., S C Q and S C BW for the... ; the sixth answer is Page 728 exercise: " two times. Page 731 last paragraph: v S v I

4 Page 732 exercise: 16.0 " # 8.0 Page 738 exercise answers: 26 kω; 511 kω Microelectronic Circuit Design Page 740 exercise answers: 511 pf; 31 pf; 6200 µm 2 Page 758: The exercise should refer to Fig Answers: 15.9 khz; 3.00 V SPICE Answers: khz, 3.33 V Page 760 exercise: v S should be v I twice Page 762 exercise: v S should be v I twice Page 791 exercise: (1.45 ma, 3.57 V); 2.89 V Page 814: First exercise: was only Answer: -176; Approximately 10 percent of the input signal Second exercise: (a) -162; (b) -143, -175; (c) 2.34 V, -177 Page 821 exercise: 0.24 V V 2I Page 822, Table 13.3: JFET transconductance eqn.: D # 2 V GS "V P V P Page 827: Known Information: Q-point is (0.241 ma, 3.81 V) I D I DSS Page End of first: at coupling capacitor C 2. Page 840, first exercise: mw, 3.26 mw; Page 860 exercise answers: 3.64 V 3.39 V; 219 kω 218 kω; Page 875, second exercise: Page 877: in Ex What are the values of R ic and R out Answers: 5.17 MΩ < 6.28 MΩ; 21.9 kω << 6.28 MΩ Answers: -16.0, 12 kω; Second exercise fa Page 884, last two exercises: -16.0, -6.02, 12 kω, 11 kω; -1.36, -1.29, -1.38, Page 885 exercises: fa -176, -6.00; -9.05, -9.00; 5.72 < 6.00; 4.50 < 9.00 Page 889 exercise: V, 1.27 V Page 896, Eq : The numerator should be g m R L not g m R I

5 Page 911, first exercise: r = 0 should be η = 0 Page 914, first exercise: one in Fig. P14.1(g). Page 917: Last equation at the bottom kω should be 21.5 kω. Page 929, second exercise: 69.1 Ω, 3.38 V Page 933 exercises: 75.1 Ω, +50.1; 2.29 V, V; 332 µa, 5.52 V, 20.5 kω, 8.06 kω Page 993, first exercise: ; 1.90x x10-15 Page 1005, second exercise: 160/1 Page 1022, Fig : R E and R S should be 18.4 kω; Second exercise: 10.9 MΩ Page 1077 last exercise: A E4 = 5.58 Page 1081 exercise: 3.17 kω 3.30 kω Page 1109 first exercise: Q 16 should be Q 15 ; 3.94 MΩ 4.06 MΩ; 51 Ω + 27 Ω = 78 Ω Page 1139 first exercise: C 3 is reduced ; third exercise: R S should be R D and the answers should be 96.2 rad/s, 31.5 Hz. Page 1158 exercise: Page 1169: DAC and ADC labels need to be interchanged. Page 1184: In Eq : r!"! r! 0 Page 1193, second exercise: 23.9 Ω << 1.01 MΩ; 5.08 mω << 66.7 Ω; 239 mω << 2.69 kω Page 1239 exercise: 85.6 Ω 86.8 Ω Page 1240 under Analysis: 20 ma 2.0 ma Page 1241 exercise Q-points: ( 0.5 ma, 4.82 V ), ( 0.5 ma, 6.32 V ), ( 0.51 ma, 3.37 V ), ( 2 ma, 5.0 V ) Page 1246, second exercise: A tr = kω " Page 1247: Equations at bottom of page: R in = R F + 1 %" 1 % \$ ' \$ ' R out = 1 " 1 % \$ ' # &# 1+ T & g m3 # 1+ T & g m3

6 Page 1251 exercise answers: 500 Ω, -204, -306, 334 Ω Page 1251: Remove notation MbreakN from Fig (b) Page 1265: The equation reference immediately above Eq. (18.25) should be to Eq. (18.24). 1 Eqn. (18.25) should be:! Z = " 1 % \$! R Z 'C C # g m5 & Page 1273 exercise: 15.9 MHz, 69.5 o

7 Problem Statements Prob Use V = 6 V. Fig. P6.31: 1 ns 0.8 ns P6.111: Should refer to Fig. 6.29(e). P7.57: "period of 50 ns." P7.58: "period of 150 ns." P7.66 parts (a), (b), (c), (d) "fixed at 0 V." (four times) P7.95 "What are the worst-case values" P8.3 "(a)" is missing at the beginning of the problem, and part (a) should end in "and the voltage is 3.3 V." P8.12 End of first sentence "1-T memory cell?" P8.15 remove "in the array" Fig. P8.41: The black dot and first line segment on the upper left connecting W0 and B0 should be removed. P9.59 and P9.60: Use α F = 0.98 and α R = 0.2 P9.119 and P9.120: Add "Use -V EE = -3 V" P10.25 R S R I x 2 Fig. P10.44 Capital O subscript in i O and v O Fig P10.57 i TH and R TH should be i N and R N P10.58 i TH and R TH should be i N and R N Fig. P10.68(b) The resistor on the right should be 560 Ω P and P should refer to Fig and subscripts should be lower case: V S should be V i ; V O (s)/v S (s) should be V o (s)/v i (s) Figs. P and P10.120: v S should be v I. P11.55: R 1 = 2 kω and R 2 = 20 kω.

8 P Change the open-loop gain to 94 db and unity-gain frequency to 2.5 MHz P13.18 Should refer to Fig. P13.3 Prob Assume V SS = 0. Fig. P13.13: Transistor should be a depletion-mode transistor Prob (b) should refer to Fig. P Prob (b) should refer to Fig. P Prob should refer to Fig. P13.7. (Space missing after problem.) Prob R S should be R I Prob Remove "(a)" Fig. P14.5 Labels R C and R E need to be interchanged. Prob construct a common-collector amplifier. Prob construct a common-emitter amplifier Prob V TN should be V P ; R G = 10 MΩ, R 3 = 36 kω Prob The lower resistor (R E ) in Fig. P14.62 should be 6.2 kω instead of 2 kω. Prob Remove "(a)" Prob K n = 400uA/V 2 Prob R E should be R G. Add R 1 = 10 kω. I DSO should be I DSS Prob C 1 and C 2 (remove reference to C 3 ). Prob Remove "(a)" Prob Remove "(c)" and change text to "Check your design with SPICE." Prob Change: R EE = 100 kω Prob Change: R C = 240 kω Prob Change: I EE = 300 µa Prob Change: V CC = 15 V, V EE = 15 V

9 Prob (b) v s v 1 Prob (c) should be (b) Prob Use the device parameters from Prob Prob Use the device parameters from Prob Prob if the body terminals of M 3 and M 4 are connected to Prob Reference to C 2 should be to C 3. Prob R L should be R Prob R L should be R Prob in Fig (b) to give in Fig (a). Prob Should refer to 1196; impedances admittances Prob Should refer to 1196; admittances impedances Prob across R 4. Prob Remove "(without R L )". Add to end: "Use ±10-V power supplies." Prob Change the second (c) to (d) Prob Find the closed-loop transconductance, Prob Use R L1 = R L2 = R L3 = 4 kω, R E1 = R E2 = 1 kω, R F = 10 kω, and R I = 200 Ω. Prob Change the word "improve" to "change" Prob M 5 should be Q 5 ; "the base of Q 6 " should be "the emitter of Q 6 "; the problem statement should end with a period. Prob Changes: TF = 505 ps and CJC = 2.32 pf. Prob At the end: 2.5mA/V 2?

### MICROELECTRONIC CIRCUIT DESIGN Second Edition

MICROELECTRONIC CIRCUIT DESIGN Second Edition Richard C. Jaeger and Travis N. Blalock Answers to Selected Problems Updated 10/23/06 Chapter 1 1.3 1.52 years, 5.06 years 1.5 2.00 years, 6.65 years 1.8 113

### EE105 Fall 2014 Microelectronic Devices and Circuits

EE05 Fall 204 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 5 Sutardja Dai Hall (SDH) Terminal Gain and I/O Resistances of BJT Amplifiers Emitter (CE) Collector (CC) Base (CB)

### Homework Assignment 08

Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance

### Homework Assignment 09

Homework Assignment 09 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3-dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =

### ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

ECE-343 Test 2: Mar 21, 2012 6:00-8:00, Closed Book Name : SOLUTION 1. (25 pts) (a) Draw a circuit diagram for a differential amplifier designed under the following constraints: Use only BJTs. (You may

### Errata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg

Errata 2 nd Ed. (5/22/2) Page Errata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg Page Errata 82 Line 4 after figure 3.2-3, CISW CJSW 88 Line between Eqs. (3.3-2)

### Chapter 13 Small-Signal Modeling and Linear Amplification

Chapter 13 Small-Signal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 13-1 Chapter Goals Understanding of concepts related to: Transistors

### Errata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg

Errata nd Ed. (0/9/07) Page Errata of CMOS Analog Circuit Design nd Edition By Phillip E. Allen and Douglas R. Holberg Page Errata 8 Line 4 after figure 3.3, CISW CJSW 0 Line from bottom: F F 5 Replace

### At point G V = = = = = = RB B B. IN RB f

Common Emitter At point G CE RC 0. 4 12 0. 4 116. I C RC 116. R 1k C 116. ma I IC 116. ma β 100 F 116µ A I R ( 116µ A)( 20kΩ) 2. 3 R + 2. 3 + 0. 7 30. IN R f Gain in Constant Current Region I I I C F

### Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.

Final Exam Name: Max: 130 Points Question 1 In the circuit shown, the op-amp is ideal, except for an input bias current I b = 1 na. Further, R F = 10K, R 1 = 100 Ω and C = 1 μf. The switch is opened at

### University of Toronto. Final Exam

University of Toronto Final Exam Date - Dec 16, 013 Duration:.5 hrs ECE331 Electronic Circuits Lecturer - D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last

### Chapter 4 Field-Effect Transistors

Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation

### ID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom

ID # NAME EE-255 EXAM 3 April 7, 1998 Instructor (circle one) Ogborn Lundstrom This exam consists of 20 multiple choice questions. Record all answers on this page, but you must turn in the entire exam.

### Advanced Current Mirrors and Opamps

Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------

### ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

ECE-343 Test : Feb 0, 00 6:00-8:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z

### 55:041 Electronic Circuits The University of Iowa Fall Final Exam

Final Exam Name: Score Max: 135 Question 1 (1 point unless otherwise noted) a. What is the maximum theoretical efficiency for a class-b amplifier? Answer: 78% b. The abbreviation/term ESR is often encountered

### ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution

ECE-342 Test 3: Nov 30, 2010 6:00-8:00, Closed Book Name : Solution All solutions must provide units as appropriate. Unless otherwise stated, assume T = 300 K. 1. (25 pts) Consider the amplifier shown

### 3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti

Inverter with active load It is the simplest gain stage. The dc gain is given by the slope of the transfer characteristics. Small signal analysis C = C gs + C gs,ov C 2 = C gd + C gd,ov + C 3 = C db +

### ECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120

ECE 6412, Spring 2002 Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120 Problem 1O 2O 3 4 5 6 7 8 Score INSTRUCTIONS: This exam is closed book with four sheets of notes permitted. The exam consists of

### Biasing the CE Amplifier

Biasing the CE Amplifier Graphical approach: plot I C as a function of the DC base-emitter voltage (note: normally plot vs. base current, so we must return to Ebers-Moll): I C I S e V BE V th I S e V th

### CE/CS Amplifier Response at High Frequencies

.. CE/CS Amplifier Response at High Frequencies INEL 4202 - Manuel Toledo August 20, 2012 INEL 4202 - Manuel Toledo CE/CS High Frequency Analysis 1/ 24 Outline.1 High Frequency Models.2 Simplified Method.3

### Lecture 37: Frequency response. Context

EECS 05 Spring 004, Lecture 37 Lecture 37: Frequency response Prof J. S. Smith EECS 05 Spring 004, Lecture 37 Context We will figure out more of the design parameters for the amplifier we looked at in

### Microelectronic Circuit Design Fourth Edition - Part I Solutions to Exercises

Page Microelectronic Circuit esign Fourth Edition - Part I Solutions to Exercises CHAPTER V LSB 5.V 0 bits 5.V 04bits 5.00 mv V 5.V MSB.560V 000000 9 + 8 + 4 + 0 785 0 V O 785 5.00mV or ) 5.V 3.95 V V

### Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.

Page 1 of 3 ELEC 312: ELECTRONICS II : ASSIGNMENT-3 Department of Electrical and Computer Engineering Winter 2012 1. A common-emitter amplifier that can be represented by the following equivalent circuit,

### 6.012 Electronic Devices and Circuits Spring 2005

6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) -OPEN BOOK- Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):

### UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences E. Alon Final EECS 240 Monday, May 19, 2008 SPRING 2008 You should write your results on the exam

### SOME USEFUL NETWORK THEOREMS

APPENDIX D SOME USEFUL NETWORK THEOREMS Introduction In this appendix we review three network theorems that are useful in simplifying the analysis of electronic circuits: Thévenin s theorem Norton s theorem

### Lecture 7: Transistors and Amplifiers

Lecture 7: Transistors and Amplifiers Hybrid Transistor Model for small AC : The previous model for a transistor used one parameter (β, the current gain) to describe the transistor. doesn't explain many

### 1. (50 points, BJT curves & equivalent) For the 2N3904 =(npn) and the 2N3906 =(pnp)

HW 3 1. (50 points, BJT curves & equivalent) For the 2N3904 =(npn) and the 2N3906 =(pnp) a) Obtain in Spice the transistor curves given on the course web page except do in separate plots, one for the npn

### and V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )

ECE 4420 Spring 2005 Page 1 FINAL EXAMINATION NAME SCORE /100 Problem 1O 2 3 4 5 6 7 Sum Points INSTRUCTIONS: This exam is closed book. You are permitted four sheets of notes (three of which are your sheets

### CHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN. Hà Nội, 9/24/2012

1 CHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN Hà Nội, 9/24/2012 Chapter 3: MOSFET 2 Introduction Classifications JFET D-FET (Depletion MOS) MOSFET (Enhancement E-FET) DC biasing Small signal

### ECE 6412, Spring Final Exam Page 1

ECE 64, Spring 005 Final Exam Page FINAL EXAMINATION SOLUTIONS (Average score = 89/00) Problem (0 points This problem is required) A comparator consists of an amplifier cascaded with a latch as shown below.

### Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

Electronic Circuits 1 Transistor Devices Contents BJT and FET Characteristics Operations 1 What is a transistor? Three-terminal device whose voltage-current relationship is controlled by a third voltage

### General Purpose Transistors

General Purpose Transistors NPN and PNP Silicon These transistors are designed for general purpose amplifier applications. They are housed in the SOT 33/SC which is designed for low power surface mount

### Electronic Circuits Summary

Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent

### Circle the one best answer for each question. Five points per question.

ID # NAME EE-255 EXAM 3 November 8, 2001 Instructor (circle one) Talavage Gray This exam consists of 16 multiple choice questions and one workout problem. Record all answers to the multiple choice questions

### Lecture 04: Single Transistor Ampliers

Lecture 04: Single Transistor Ampliers Analog IC Design Dr. Ryan Robucci Department of Computer Science and Electrical Engineering, UMBC Spring 2015 Dr. Ryan Robucci Lecture IV 1 / 37 Single-Transistor

### CHAPTER 7 - CD COMPANION

Chapter 7 - CD companion 1 CHAPTER 7 - CD COMPANION CD-7.2 Biasing of Single-Stage Amplifiers This companion section to the text contains detailed treatments of biasing circuits for both bipolar and field-effect

### EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel

### Systematic Design of Operational Amplifiers

Systematic Design of Operational Amplifiers Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 10-05 061 Table of contents Design of Single-stage OTA Design of

### Electronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory

Electronic Circuits Prof. Dr. Qiuting Huang 6. Transimpedance Amplifiers, Voltage Regulators, Logarithmic Amplifiers, Anti-Logarithmic Amplifiers Transimpedance Amplifiers Sensing an input current ii in

### FET Small-Signal Analysis

CHAPTER FET mall-ignal Analysis 9 9.1 INTROUCTION Field-effect transistor amplifiers provide an excellent voltage gain with the added feature of a high input impedance. They are also considered low-power

### EE105 - Fall 2006 Microelectronic Devices and Circuits. Some Administrative Issues

EE105 - Fall 006 Microelectronic evices and Circuits Prof. Jan M. Rabaey (jan@eecs Lecture 8: MOS Small Signal Model Some Administrative Issues REIEW Session Next Week Tu Sept 6 6:00-7:30pm; 060 alley

### ECE 523/421 - Analog Electronics University of New Mexico Solutions Homework 3

ECE 523/42 - Analog Electronics University of New Mexico Solutions Homework 3 Problem 7.90 Show that when ro is taken into account, the voltage gain of the source follower becomes G v v o v sig R L r o

### Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.

Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.2 pp. 232-242 Two-stage op-amp Analysis Strategy Recognize

### 55:041 Electronic Circuits The University of Iowa Fall Exam 2

Exam 2 Name: Score /60 Question 1 One point unless indicated otherwise. 1. An engineer measures the (step response) rise time of an amplifier as t r = 0.35 μs. Estimate the 3 db bandwidth of the amplifier.

### Homework Assignment 11

Homework Assignment Question State and then explain in 2 3 sentences, the advantage of switched capacitor filters compared to continuous-time active filters. (3 points) Continuous time filters use resistors

### Electronics II. Midterm #2

The University of Toledo EECS:3400 Electronics I Section sums_elct7.fm - StudentName Electronics II Midterm # Problems Points. 8. 3. 7 Total 0 Was the exam fair? yes no The University of Toledo sums_elct7.fm

### ECE 438: Digital Integrated Circuits Assignment #4 Solution The Inverter

ECE 438: Digital Integrated Circuits Assignment #4 The Inverter Text: Chapter 5, Digital Integrated Circuits 2 nd Ed, Rabaey 1) Consider the CMOS inverter circuit in Figure P1 with the following parameters.

### ECE3050 Assignment 7

ECE3050 Assignment 7. Sketch and label the Bode magnitude and phase plots for the transfer functions given. Use loglog scales for the magnitude plots and linear-log scales for the phase plots. On the magnitude

### Monolithic N-Channel JFET Duals

Monolithic N-Channel JFET Duals N96/97/98/99 Part Number V GS(off) (V) V (BR)GSS Min (V) Min (ms) I G Max (pa) V GS V GS Max (mv) N96.7 to N97.7 to N98.7 to N99.7 to Monolithic Design High Slew Rate Low

### Chapter 2 - DC Biasing - BJTs

Objectives Chapter 2 - DC Biasing - BJTs To Understand: Concept of Operating point and stability Analyzing Various biasing circuits and their comparison with respect to stability BJT A Review Invented

### ECE 3050A, Spring 2004 Page 1. FINAL EXAMINATION - SOLUTIONS (Average score = 78/100) R 2 = R 1 =

ECE 3050A, Spring 2004 Page Problem (20 points This problem must be attempted) The simplified schematic of a feedback amplifier is shown. Assume that all transistors are matched and g m ma/v and r ds.

### Charge-Storage Elements: Base-Charging Capacitance C b

Charge-Storage Elements: Base-Charging Capacitance C b * Minority electrons are stored in the base -- this charge q NB is a function of the base-emitter voltage * base is still neutral... majority carriers

### Operational Amplifiers

Operational Amplifiers A Linear IC circuit Operational Amplifier (op-amp) An op-amp is a high-gain amplifier that has high input impedance and low output impedance. An ideal op-amp has infinite gain and

### Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:

Serial : ND_EE_NW_Analog Electronics_05088 Delhi Noida Bhopal Hyderabad Jaipur Lucknow ndore Pune Bhubaneswar Kolkata Patna Web: E-mail: info@madeeasy.in Ph: 0-4546 CLASS TEST 08-9 ELECTCAL ENGNEENG Subject

### EE105 - Fall 2005 Microelectronic Devices and Circuits

EE105 - Fall 005 Microelectronic Devices and Circuits ecture 7 MOS Transistor Announcements Homework 3, due today Homework 4 due next week ab this week Reading: Chapter 4 1 ecture Material ast lecture

### Bipolar junction transistors

Bipolar junction transistors Find parameters of te BJT in CE configuration at BQ 40 µa and CBQ V. nput caracteristic B / µa 40 0 00 80 60 40 0 0 0, 0,5 0,3 0,35 0,4 BE / V Output caracteristics C / ma

### BJT Biasing Cont. & Small Signal Model

BJT Biasing Cont. & Small Signal Model Conservative Bias Design (1/3, 1/3, 1/3 Rule) Bias Design Example Small-Signal BJT Models Small-Signal Analysis 1 Emitter Feedback Bias Design R B R C V CC R 1 R

### MOS Transistor Theory

MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors

### EE 321 Analog Electronics, Fall 2013 Homework #8 solution

EE 321 Analog Electronics, Fall 2013 Homework #8 solution 5.110. The following table summarizes some of the basic attributes of a number of BJTs of different types, operating as amplifiers under various

### Electronics II. Final Examination

The University of Toledo f17fs_elct27.fm 1 Electronics II Final Examination Problems Points 1. 11 2. 14 3. 15 Total 40 Was the exam fair? yes no The University of Toledo f17fs_elct27.fm 2 Problem 1 11

### The Approximating Impedance

Georgia Institute of Technology School of Electrical and Computer Engineering ECE 4435 Op Amp Design Laboratory Fall 005 DesignProject,Part A White Noise and Pink Noise Generator The following explains

### Chapter 3. FET Amplifiers. Spring th Semester Mechatronics SZABIST, Karachi. Course Support

Chapter 3 Spring 2012 4 th Semester Mechatronics SZABIST, Karachi 2 Course Support humera.rafique@szabist.edu.pk Office: 100 Campus (404) Official: ZABdesk https://sites.google.com/site/zabistmechatronics/home/spring-2012/ecd

### (Refer Slide Time: 1:49)

Analog Electronic Circuits Professor S. C. Dutta Roy Department of Electrical Engineering Indian Institute of Technology Delhi Lecture no 14 Module no 01 Midband analysis of FET Amplifiers (Refer Slide

### Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I- curve (Square-Law Model)

### Mod. Sim. Dyn. Sys. Amplifiers page 1

AMPLIFIERS A circuit containing only capacitors, amplifiers (transistors) and resistors may resonate. A circuit containing only capacitors and resistors may not. Why does amplification permit resonance

### Notes for course EE1.1 Circuit Analysis TOPIC 10 2-PORT CIRCUITS

Objectives: Introduction Notes for course EE1.1 Circuit Analysis 4-5 Re-examination of 1-port sub-circuits Admittance parameters for -port circuits TOPIC 1 -PORT CIRCUITS Gain and port impedance from -port

### GEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering

NAME: GEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering ECE 4430 First Exam Closed Book and Notes Fall 2002 September 27, 2002 General Instructions: 1. Write on one side of

### 2N5545/46/47/JANTX/JANTXV

N//7/JANTX/JANTXV Monolithic N-Channel JFET Duals Product Summary Part Number V GS(off) (V) V (BR)GSS Min (V) g fs Min (ms) I G Max (pa) V GS V GS Max (mv) N. to.. N. to.. N7. to.. Features Benefits Applications

### VI. Transistor amplifiers: Biasing and Small Signal Model

VI. Transistor amplifiers: iasing and Small Signal Model 6.1 Introduction Transistor amplifiers utilizing JT or FET are similar in design and analysis. Accordingly we will discuss JT amplifiers thoroughly.

### Lecture 11: J-FET and MOSFET

ENE 311 Lecture 11: J-FET and MOSFET FETs vs. BJTs Similarities: Amplifiers Switching devices Impedance matching circuits Differences: FETs are voltage controlled devices. BJTs are current controlled devices.

### Mod. Sim. Dyn. Sys. Amplifiers page 1

AMPLIFIERS A circuit containing only capacitors, amplifiers (transistors) and resistors may resonate. A circuit containing only capacitors and resistors may not. Why does amplification permit resonance

### Monolithic N-Channel JFET Dual

N9 Monolithic N-Channel JFET Dual V GS(off) (V) V (BR)GSS Min (V) g fs Min (ms) I G Max (pa) V GS V GS Max (mv). to. Monolithic Design High Slew Rate Low Offset/Drift Voltage Low Gate Leakage: pa Low Noise:

### RIB. ELECTRICAL ENGINEERING Analog Electronics. 8 Electrical Engineering RIB-R T7. Detailed Explanations. Rank Improvement Batch ANSWERS.

8 Electrical Engineering RIB-R T7 Session 08-9 S.No. : 9078_LS RIB Rank Improvement Batch ELECTRICL ENGINEERING nalog Electronics NSWERS. (d) 7. (a) 3. (c) 9. (a) 5. (d). (d) 8. (c) 4. (c) 0. (c) 6. (b)

### Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University

Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University Common Drain Stage v gs v i - v o V DD v bs - v o R S Vv IN i v i G C gd C+C gd gb B&D v s vv OUT o + V S I B R L C L v gs - C

### 1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012

/3/ 9 January 0 Study the linear model of MOS transistor around an operating point." MOS in saturation: V GS >V th and V S >V GS -V th " VGS vi - I d = I i d VS I d = µ n ( L V V γ Φ V Φ GS th0 F SB F

### DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OP-AMP It consists of two stages: First

### Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually

### DEPARTMENT OF ECE UNIT VII BIASING & STABILIZATION AMPLIFIER:

UNIT VII IASING & STAILIZATION AMPLIFIE: - A circuit that increases the amplitude of given signal is an amplifier - Small ac signal applied to an amplifier is obtained as large a.c. signal of same frequency

### Analog Circuit Design Discrete & Integrated

This document contains the Errata for the textbook Analog Circuit Design Discrete & Integrated The Hardcover Edition (shown below at the left and published by McGraw-Hill Education) was preceded by a Spiral-Bound

### Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET)

Metal-Oxide-Semiconductor ield Effect Transistor (MOSET) Source Gate Drain p p n- substrate - SUB MOSET is a symmetrical device in the most general case (for example, in an integrating circuit) In a separate

### CHAPTER.4: Transistor at low frequencies

CHAPTER.4: Transistor at low frequencies Introduction Amplification in the AC domain BJT transistor modeling The re Transistor Model The Hybrid equivalent Model Introduction There are three models commonly

### Electronics II. Final Examination

f3fs_elct7.fm - The University of Toledo EECS:3400 Electronics I Section Student Name Electronics II Final Examination Problems Points.. 3 3. 5 Total 40 Was the exam fair? yes no Analog Electronics f3fs_elct7.fm

### Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics Lena Peterson 2015-10-13 Outline (1) Why is the CMOS inverter gain not infinite? Large-signal

### Electronics II. Midterm II

The University of Toledo f4ms_elct7.fm - Section Electronics II Midterm II Problems Points. 7. 7 3. 6 Total 0 Was the exam fair? yes no The University of Toledo f4ms_elct7.fm - Problem 7 points Given in

### Last Name _Di Tredici_ Given Name _Venere_ ID Number

Last Name _Di Tredici_ Given Name _Venere_ ID Number 0180713 Question n. 1 Discuss noise in MEMS accelerometers, indicating the different physical sources and which design parameters you can act on (with

### Device Physics: The Bipolar Transistor

Monolithic Amplifier Circuits: Device Physics: The Bipolar Transistor Chapter 4 Jón Tómas Guðmundsson tumi@hi.is 2. Week Fall 2010 1 Introduction In analog design the transistors are not simply switches

### Homework 6 Solutions and Rubric

Homework 6 Solutions and Rubric EE 140/40A 1. K-W Tube Amplifier b) Load Resistor e) Common-cathode a) Input Diff Pair f) Cathode-Follower h) Positive Feedback c) Tail Resistor g) Cc d) Av,cm = 1/ Figure

### CMOS Logic Gates. University of Connecticut 181

CMOS Logic Gates University of Connecticut 181 Basic CMOS Inverter Operation V IN P O N O p-channel enhancementtype MOSFET; V T < 0 n-channel enhancementtype MOSFET; V T > 0 If V IN 0, N O is cut off and

### The equivalent model of a certain op amp is shown in the figure given below, where R 1 = 2.8 MΩ, R 2 = 39 Ω, and A =

The equivalent model of a certain op amp is shown in the figure given below, where R 1 = 2.8 MΩ, R 2 = 39 Ω, and A = 10 10 4. Section Break Difficulty: Easy Learning Objective: Understand how real operational

### Capacitors Diodes Transistors. PC200 Lectures. Terry Sturtevant. Wilfrid Laurier University. June 4, 2009

Wilfrid Laurier University June 4, 2009 Capacitor an electronic device which consists of two conductive plates separated by an insulator Capacitor an electronic device which consists of two conductive

### Chapter 10 Instructor Notes

G. izzoni, Principles and Applications of lectrical ngineering Problem solutions, hapter 10 hapter 10 nstructor Notes hapter 10 introduces bipolar junction transistors. The material on transistors has

### EE 434 Lecture 33. Logic Design

EE 434 Lecture 33 Logic Design Review from last time: Ask the inverter how it will interpret logic levels V IN V OUT V H =? V L =? V LARGE V H V L V H Review from last time: The two-inverter loop X Y X

### Figure 1: MOSFET symbols.

c Copyright 2008. W. Marshall Leach, Jr., Professor, Georgia Institute of Technology, School of Electrical and Computer Engineering. The MOSFET Device Symbols Whereas the JFET has a diode junction between

### Chapter 6: Field-Effect Transistors

Chapter 6: Field-Effect Transistors slamic University of Gaza Dr. Talal Skaik FETs vs. BJTs Similarities: Amplifiers Switching devices mpedance matching circuits Differences: FETs are voltage controlled

### Lecture 28 Field-Effect Transistors

Lecture 8 Field-Effect Transistors Field-Effect Transistors 1. Understand MOSFET operation.. Analyze basic FET amplifiers using the loadline technique. 3. Analyze bias circuits. 4. Use small-signal equialent

### 5. EXPERIMENT 5. JFET NOISE MEASURE- MENTS

5. EXPERIMENT 5. JFET NOISE MEASURE- MENTS 5.1 Object The objects of this experiment are to measure the spectral density of the noise current output of a JFET, to compare the measured spectral density