# CHAPTER.6 :TRANSISTOR FREQUENCY RESPONSE

Size: px
Start display at page:

Transcription

1 CHAPTER.6 :TRANSISTOR FREQUENCY RESPONSE To understand Decibels, log scale, general frequency considerations of an amplifier. low frequency analysis - Bode plot low frequency response BJT amplifier Miller effect capacitance high frequency response BJT amplifier Introduction It is required to investigate the frequency effects introduced by the larger capacitive elements of the network at low frequencies and the smaller capacitive elements of the active device at high frequencies. Since the analysis will extend through a wide frequency range, the logarithmic scale will be used. Logarithms To say that log a M = x means exactly the same thing as saying ax = M. For example: What is log 2 8? Basic Rules Logarithmic Rule 1: "To what power should 2 be raised in order to get 8?" Since 8 is 2 3 the answer is "3." So log 2 8 = 3 Logarithmic Rule 2: Logarithmic Rule 3: 1

2 Natural Logarithm (or base e) There is another logarithm that is also useful (and in fact more common in natural processes). Many natural phenomenon are seen to exhibit changes that are either exponentially decaying (radioactive decay for instance) or exponentially increasing (population growth for example). These exponentially changing functions are written as ea, where a represents the rate of the exponential change. In such cases where exponential changes are involved, we usually use another kind of logarithm called natural logarithm. The natural log can be thought of as Logarithm Base-e. This logarithm is labeled with ln (for "natural log"), where, e = Semi Log graph Decibels The term decibel has its origin in the fact that the power and audio levels are related on a logarithmic basis. The term bel is derived from the surname of Alexander Graham Bell. Bel is defined by the following equation relating two power levels, P1 and P2: G = [log 10 P2 / P1] bel It was found that, the Bel was too large a unit of measurement for the practical purposes, so the decibel (db) is defined such that 10 decibels = 1 bel. Therefore, GdB = [10 log 10 P2 / P1 ] db 2

3 The decimal rating is a measure of the difference in magnitude between two power levels. For a specified output power P2, there must be a reference power level P1. The reference level is generally accepted to be 1mW. GdBm = [10 log 10 P2 / 1mW ] dbm GdB = [10 log 10 P2 / P1 ] db = [10 log 10 (V 22 / R i ) / (V 12 / R i )] db = 10 log 10 (V 2 / V 1 )2 GdB = [20 log 10 V 2 / V 1 ] db One of the advantages of the logarithmic relationship is the manner in which it can be applied to cascaded stages wherein the overall voltage gain of a cascaded system is the sum of individual gains in db. Problem1: A V = (A v 1)(A v 2)(A v 3). A V db = (A v 1dB)+(A v 2dB)+(A v 3dB). Find the magnitude gain corresponding to a voltage gain of 100dB. Problem 2: GdB = [20 log 10 V 2 / V 1 ] db = 100dB = 20 log 10 V 2 / V 1 ; V 2 / V 1 = 10 5 = 100,000 The input power to a device is 10,000W at a voltage of 1000V. The output power is 500W and the output impedance is 20. Find the power gain in decibels. Find the voltage gain in decibels. GdB = 10 log 10 (P o /P i ) = 10 log 10 (500/10k) = dB GV = 20 log 10 (V o /V i ) = 20 log 10 ( PR/1000) = 20 log 10 [ (500)(20)/1000] = - 20dB ( Note: P = V 2 /R; V = PR) 3

4 Problem 3 : An amplifier rated at 40 W output is connected to a 10 speaker. a. Calculate the input power required for full power output if the power gain is 25dB. b. Calculate the input voltage for rated output if the amplifier voltage gain is 40dB. a. 25 = 10 log 10 40/P i P i = 40 / antilog(2.5) = 126.5mW b. GV = 20log 10 V o /V i ; Also, Thus, 40 = 20log 10 V o /V i V o /V i = antilog 2 = 100 V o = PR = (40)(10) = 20V V i = V o / 100 = 20/100 = 200mV General Frequency considerations At low frequencies the coupling and bypass capacitors can no longer be replaced by the short circuit approximation because of the increase in reactance of these elements. The frequency dependent parameters of the small signal equivalent circuits and the stray capacitive elements associated with the active device and the network will limit the high frequency response of the system. An increase in the number of stages of a cascaded system will also limit both the high and low frequency response. The horizontal scale of frequency response curve is a logarithmic scale to permit a plot extending from the low to the high frequency For the RC coupled amplifier, the drop at low frequencies is due to the increasing reactance of C C and C E, whereas its upper frequency limit is determined by either the parasitic capacitive elements of the network or the frequency dependence of the gain of the active device. In the frequency response, there is a band of frequencies in which the magnitude of the gain is either equal or relatively close to the midband value. To fix the frequency boundaries of relatively high gain, 0.707A Vmid is chosen to be the gain at the cutoff levels. 4

5 The corresponding frequencies f 1 and f 2 are generally called corner, cutoff, band, break, or half power frequencies. The multiplier is chosen because at this level the output power is half the midband power output, that is, at mid frequencies, P O mid = Vo 2 / Ro = A Vmid V i 2 / R O And at the half power frequencies, P OHPF = A Vmid V i 2 / R o = 0.5 A Vmid V i 2 / R o And, P OHPF = 0.5 P Omid The bandwidth of each system is determined by f 2 f 1 A decibel plot can be obtained by applying the equation, (A V / A Vmid )db = 20 log 10 (A V / A Vmid ) Most amplifiers introduce a 180 phase shift between input and output signals. At low frequencies, there is a phase shift such that V o lags V i by an increased angle. At high frequencies, the phase shift drops below 180. Low frequency analysis Bode plot In the low frequency region of the single stage BJT amplifier, it is the RC combinations formed by the network capacitors C C and C E, the network resistive parameters that determine the cutoff frequencies. Frequency analysis of an RC network 5

6 Analysis of the above circuit indicates that, X C = 1/2 fc 0 Thus, V o = V i at high frequencies. At f = 0 Hz, X C =, V o = 0V. Between the two extremes, the ratio, A V = Vo / Vi will vary. As frequency increases, the capacitive reactance decreases and more of the input voltage appears across the output terminals. The output and input voltages are related by the voltage divider rule: V o = RV i / ( R jx C ) the magnitude of V o = RV i / R 2 + X C2 For the special case where X C = R, V o =RV i / R 2 = (1/ 2) V i A V = V o / V i = (1/ 2) = The frequency at which this occurs is determined from, X C = 1/2 f 1 C = R where, f 1 = 1/ 2 RC Gain equation is written as, A V = V o / V i = R / (R jx C ) = 1/ ( 1 j(1/ CR) = 1 / [ 1 j(f 1 / f)] In the magnitude and phase form, A V = V o / V i = [1 / 1 + (f 1 /f) 2 ] tan - 1 (f 1 / f) In the logarithmic form, the gain in db is 6

7 A V = V o / V i = [1 / 1 + (f 1 /f) 2 ] = 20 log 10 [1 / 1 + (f 1 /f) 2 ] = - 20 log 10 [ 1 + (f 1 /f) 2 ] = - 10 log 10 [1 + (f 1 /f) 2 ] For frequencies where f << f 1 or (f 1 / f) 2 the equation can be approximated by At f = f 1 ; At f = ½ f 1 ; At f = ¼ f 1 ; At f = 1/10 f 1 ; A V (db) = - 10 log 10 [ (f 1 / f) 2 ] f 1 / f = 1 and = - 20 log 10 [ (f 1 / f)] at f << f 1 20 log 10 1 = 0 db f 1 / f = 2 20 log 10 2 = - 6 db f 1 / f = 4 20 log 10 2 = - 12 db f 1 / f = log = - 20dB The above points can be plotted which forms the Bode plot. Note that, these results in a straight line when plotted in a logarithmic scale. Although the above calculation shows at f = f 1, gain is 3dB, we know that f 1 is that frequency at which the gain falls by 3dB. Taking this point, the plot differs from the straight line and gradually approaches to 0dB by f = 10f 1. Observations from the above calculations: When there is an octave change in frequency from f 1 / 2 to f 1, there exists corresponding change in gain by 6dB. When there is an decade change in frequency from f 1 / 10 to f 1, there exists corresponding change in gain by 20 db. 7

8 Low frequency response BJT amplifier A voltage divider BJT bias configuration with load is considered for this analysis. For such a network of voltage divider bias, the capacitors C S, C C and C E will determine the low frequency response. Let us consider the effect of each capacitor independently. C S : f Ls 1 2 (Rs Ri)C s Ri R1 R2 βre At mid or high frequencies, the reactance of the capacitor will be sufficiently small to permit a short circuit approximations for the element. The voltage V i will then be related to V s by V i mid = V s R i / (R i +R s ) At f = F LS, V i = 70.7% of its mid band value. 8

9 The voltage V i applied to the input of the active device can be calculated using the voltage divider rule: Effect of C C : V i = R i V s / ( R i + R s jx Cs ) Since the coupling capacitor is normally connected between the output of the active device and applied load, the RC configuration that determines the low cutoff frequency due to C C appears as in the figure given below. f LC 1 2π(Ro R L )Cc R o = R c r o Effect of C E : 1 R s β fle Re RE ( re) 2πReCE R s Rs R1 R2 9

10 The effect of C E on the gain is best described in a quantitative manner by recalling that the gain for the amplifier without bypassing the emitter resistor is given by: A V = - R C / ( r e + R E ) Maximum gain is obviously available where R E is 0. At low frequencies, with the bypass capacitor C E in its open circuit equivalent state, all of R E appears in the gain equation above, resulting in minimum gain. As the frequency increases, the reactance of the capacitor C E will decrease, reducing the parallel impedance of R E and C E until the resistor R E is effectively shorted out by C E. The result is a maximum or midband gain determined by A V = - R C / r e. The input and output coupling capacitors, emitter bypass capacitor will affect only the low frequency response. At the mid band frequency level, the short circuit equivalents for these capacitors can be inserted. Although each will affect the gain in a similar frequency range, the highest low frequency cutoff determined by each of the three capacitors will have the greatest impact. Problem: Determine the lower cutoff freq. for the network shown using the following parameters: C s = 10μF, C E = 20μF, C c = 1μF R s = 1kΩ, R 1 = 40kΩ, R 2 = 10kΩ, R E = 2kΩ, R C = 4kΩ, R L = 2.2kΩ, β = 100, r o = Ω, Vcc = 20V Solution: 10

11 a. To determine r e for the dc conditions, let us check whether R E > 10R 2 Here, R E = 200k, 10R 2 = 100k. The condition is satisfied. Thus approximate analysis can be carried out to find I E and thus r e. Mid band gain: Input impedance V B = R 2 V CC / ( R 1 +R 2 ) = 4V V E = V B 0.7 = 3.3V I E = 3.3V / 2k = 1.65mA r e = 26mV / 1.65mA = A V = V o / V i = -R C R L / r e = - 90 Zi = R1 R2 re = 1.32K Cut off frequency due to input coupling capacitor ( f Ls ) Effect of C E : f Ls = 1/ [2 (R s +R i )C C1 = 6.86Hz. f Lc = 1 / [2 (R C + R L ) C C = 1 / [ 6.28 (4k + 2.2k )1uF] = Hz R S = R S R 1 R 2 = R e = R E (R S / + r e ) = f Le = 1/2 R e C E = 327 Hz f Le = 327 Hz f LC = 25.68Hz f Ls = 6.86Hz In this case, f Le is the lower cutoff frequency. In the high frequency region, the capacitive elements of importance are the interelectrode ( between terminals) capacitances internal to the active device and the wiring capacitance between leads of the network. The large capacitors of the network that controlled the low frequency response are all replaced by their short circuit equivalent due to their very low reactance level. For inverting amplifiers, the input and output capacitance is increased by a capacitance level sensitive to the inter-electrode capacitance between the input and output terminals of the device and the gain of the amplifier. 11

12 Miller Effect Capacitance Any P-N junction can develop capacitance. This was mentioned in the chapter on diodes. In a BJT amplifier this capacitance becomes noticeable between: the Base- Collector junction at high frequencies in CE BJT amplifier configurations. It is called the Miller Capacitance. It effects the input and output circuits. I i = I 1 + I 2 Eqn (1) Using Ohm s law yields I 1 = V i / Z i, I 1 = V i / R 1 and I 2 = (V i V o ) / X cf = ( V i A v V i ) / X cf I 2 = V i (1 A v ) / X cf Substituting for I i, I 1 and I 2 in eqn(1), V i / Z i = V i / R i + [(1 A v )V i ] /X cf 1/ Z i = 1/R i + [(1 A v )] /X cf 1/ Z i = 1/R i + 1/ [X cf / (1 A v )] 1/ Z i = 1/R i + 1/ X CM Where, X CM = [X cf / (1 A v )] = 1/[ (1 A v ) C f ] C Mi = (1 A v ) C f C Mi is the Miller effect capacitance. 12

13 For any inverting amplifier, the input capacitance will be increased by a Miller effect capacitance sensitive to the gain of the amplifier and the inter-electrode ( parasitic) capacitance between the input and output terminals of the active device. Miller Output Capacitance (C Mo ) C Applying KCL at the output node results in: Mo Cf I o = I 1 +I 2 and I 1 = V o /R o I 2 = (V o V i ) / X Cf The resistance R o is usually sufficiently large to permit ignoring the first term of the equation, thus Substituting V i = V o / A V, I o (V o V i ) / X Cf I o = (V o V o /A v ) / X Cf = V o ( 1 1/A V ) / X Cf I o / V o = (1 1/A V ) / X Cf V o / I o = X Cf / (1 1/A V ) = 1 / Cf (1 1/A V ) = 1/ C Mo C Mo = ( 1 1/A V )C f 13

14 C Mo C f [ A V >>1] If the gain (A v ) is considerably greater than 1: High frequency response BJT Amplifier At the high frequency end, there are two factors that define the 3dB cutoff point: The network capacitance ( parasitic and introduced) and the frequency dependence of h fe ( ) Network parameters CMo Cf In the high frequency region, the RC network of the amplifier has the configuration shown below. Vi Vo At increasing frequencies, the reactance X C will decrease in magnitude, resulting in a short effect across the output and a decreased gain. o V o = V i (-jx C ) / R -jx C V o / V i = 1/[ 1+j(R/X C )] ; X C = 1/2 fc A V = 1/[ 1+j(2 frc)]; A V = 1/[ 1+jf/f 2 ] This results in a magnitude plot that drops off at 6dB / octave with increasing frequency. 14

15 Network with the capacitors that affect the high frequency response Capacitances that will affect the high-frequency response: C be, C bc, C ce internal capacitances C wi, C wo wiring capacitances C S, C C coupling capacitors C E bypass capacitor The capacitors C S, C C, and C E are absent in the high frequency equivalent of the BJT amplifier.the capacitance C i includes the input wiring capacitance, the transition capacitance C be, and the Miller capacitance C Mi.The capacitance C o includes the output wiring capacitance C wo, the parasitic capacitance C ce, and the output Miller capacitance C Mo.In general, the capacitance C be is the largest of the parasitic capacitances, with C ce the smallest. As per the equivalent circuit, f H = 1 / 2 R thi C i R thi = R s R 1 R 2 R i C i = C wi +C be +C Mi = C Wi + C be +(1- A V ) C be 15

16 At very high frequencies, the effect of C i is to reduce the total impedance of the parallel combination of R 1, R 2, R i, and C i.the result is a reduced level of voltage across C i, a reduction in I b and the gain of the system. For the output network, f Ho = 1/(2 R Tho C o ) R Tho = R C R L r o C o = C wo +C ce +C Mo At very high frequencies, the capacitive reactance of C o will decrease and consequently reduce the total impedance of the output parallel branches. The net result is that V o will also decline toward zero as the reactance X c becomes smaller.the frequencies f Hi and f Ho will each define a -6dB/octave asymtote. If the parasitic capacitors were the only elements to determine the high cutoff frequency, the lowest frequency would be the determining factor.however, the decrease in h fe (or ) with frequency must also be considered as to whether its break frequency is lower than f Hi or f Ho. hfe (or ) variation The variation of h fe ( or ) with frequency will approach the following relationship h fe = h fe mid / [1+(f/f )] f is that frequency at which h fe of the transistor falls by 3dB with respect to its mid band value. The quantity f is determined by a set of parameters employed in the hybrid model. In the hybrid model, r b includes the base contact resistance base bulk resistance base spreading resistance 16

17 Hybrid model The resistance r u (r bc ) is a result of the fact that the base current is somewhat sensitive to the collector to base voltage. Since the base to emitter voltage is linearly related to the base current through Ohm s law and the output voltage is equal to the difference between the base the base to emitter voltage and collector to base voltage, we can say that the base current is sensitive to the changes in output voltage. Thus, f = 1/[2 r (C +C u )] Therefore, r = r e = h fe mid r e f = 1/[2 h femid r e (C +C u )] OR f = 1/[2 mid r e (C +C u )] The above equation shows that, f is a function of the bias configuration. As the frequency of operation increases, h fe will drop off from its mid band value with a 6dB / octave slope. Common base configuration displays improved high frequency characteristics over the common emitter configuration. Miller effect capacitance is absent in the Common base configuration due to non inverting characteristics. A quantity called the gain bandwidth product is defined for the transistor by the condition, h femid / [1+j(f/f ) = 1 So that, h fe db = 20 log 10 h femid / [1+j(f/f ) = 20 log 10 1 = 0 db The frequency at which h fe db = 0 db is indicated by f T. 17

18 h femid / [1+j(f/f ) = 1 h femid / 1+ (f T /f ) 2 h femid / (f T /f ) =1 ( by considering f T >>f ) Thus, f T = h femid f OR f T = mid f But, f = 1/[2 mid r e (C +C u )] f T = ( mid ) 1/[2 mid r e (C +C u )] f T = 1/[2 r e (C +C u )] Problem: For the amplifier with voltage divider bias, the following parameters are given: R S = 1k, R 1 = 40k, R 2 = 10k, R c = 4k, R L = 10k C s = 10 F, C c = 1 F, C E = 20 F = 100, r o =, V CC = 10 C = 36pF, C u = 4pF, C ce =1pF, C wi =6pF, C wo =8pF a. Determine f Hi and f Ho b. Find f and f T Solution: To find r e, DC analysis has to be performed to find I E. V B = R 2 V CC / R 1 +R 2 = 2V V E = = 1.3V I E = 1.3/1.2K = 1.083mA r e = 26mV / 1.083mA r e = 24.01, r e = 2.4k R i = R S R 1 R 2 r e R i = 1.85k A V = V o /V i = - (R c R L ) / r e A V = R Thi = R s R 1 R 2 R i 18

19 R Thi = 0.6k To determine f Hi and f Ho : f Hi = 1/[2 R Thi C i ] ; C i = C wi +C be +(1 A V )C bc = 6pF + 36pF + (1 (-119)) 4pF C i = 522pF f Hi = 1/2 R Thi C i f Hi = kHz R Tho = R c R L R Tho = 2.86k C o = C wo +C ce +C Mo = 8pF+1pF+(1 (1/-119))4pF C o = 13.03pF f Ho = 1/2 R Tho C o f Ho = 8.542MHz f = 1/[2 mid r e (C +C u )] f = 1.66MHz f T = f f T = MHz Summary Frequency response of BJT Amplifiers Logarithm of a number gives the power to which the base must be brought to obtain the same number Since the decibel rating of any equipment is a comparison between levels, a reference level must be selected for each area of application. For Audio system, reference level is 1mW The db gain of a cascaded systems is the sum of db gains of each stage. It is the capacitive elements of a network that determine the bandwidth of a system. The larger capacitive elements of the design determine the lower cutoff frequencies. Smaller parasitic capacitors determine the high cutoff frequencies. The frequencies at which the gain drops to 70.7% of the mid band value are called cutoff, corner, band, break or half power frequencies. The narrower the bandwidth, the smaller is the range of frequencies that will permit a transfer of power to the load that is atleast 50% of the midband level. 19

20 A change in frequency by a factor of 2, is equivalent to one octave which results in a 6dB change in gain. For a 10:1 change in frequency is equivalent to one decade results in a 20dB change in gain. For any inverting amplifier, the input capacitance will be increased by a Miller effect capacitance determined by the gain of the amplifier and the inter electrode ( parasitic) capacitance between the input and output terminals of the active device. C Mi = (1 A V )C f Also, C Mo C f (if A V >>1) A 3dB drop in will occur at a frequency defined by f, that is sensitive to the DC operating conditions of the transistor. This variation in defines the upper cutoff frequency of the design. Problems: 1. The total decibel gain of a 3 stage system is 120dB. Determine the db gain of each stage, if the second stage has twice the decibel gain of the first and the third has 2.7 times decibel gain of the first. Also, determine the voltage gain of the each stage. Given: G dbt = 120dB We have Given, Therefore, G dbt = G db1 +G db2 +G db3 G db2 = 2G db1 G db3 = 2.7G db1 120dB = 5.7G db1 G db1 = 21.05, G db2 = G db3 =56.84 We have G db = 10 log[v o / V i ] V o / V i = antilog ( G db /10) G1 = G2 = 16.21k G3 = k 2. If the applied ac power to a system is 5 W at 100mV and the output power is 48W, determine a. The power gain in decibels 20

21 b. The output voltage c. The voltage gain in decibels, if the output impedance is 40k. d. The input impedance Given: P i = 5 W.V i = 100mV, P o = 48w R o = 40k a. G db =10 log [48/ 5 ] = b. P o = V 2 o /R o, V o = P o R o = V c. Voltage gain in db = 20 log [ /100m] = d. R i = V 2 i / P i = 2k General steps to solve a given problem: Normally, the amplifier circuit with all the values of biasing resistors, value of and values inter electrode capacitances ( C be, C bc and C ce ) will be given. It is required to calculate: f LS, f LC and f LE Also, f Hi, f Ho, f and f T Step1: Perform DC analysis and find the value of I E, and r e Find the value of R i ( Z i ) using the value of r e Find the value of A Vmid Step 2: Find f LS using the formula 1/2 (R i +R S )C S Step 3: Find f LC using the formula 1/2 (R C +R L )C C Step 4: Determine the value of f LE using the formula 1/2 R e C E where, R e = R E [(R S )/ + r e ] R S = R S R 1 R 2 Step 5: Determine f Hi using the formula 1/2 R Thi C i where R Thi = R 1 R 2 R S r e C i = C wi + C be + (1-A V )C bc Step 6: Determine f Ho using the formula 1/2 R Tho C o where R Tho = R C R L r o C o = C wo + C ce + C bc Step 7: Determine f using the formula 1/[2 mid r e (C +C u )] 21

22 Step 8: Determine f T using the formula f T = mid f Problem: Determine the following for the given network: 1. f Ls 2. f Lc 3. f LE 4. f Hi 5. f Ho 6. f and f T Given: V CC = 20V, R B = 470k, R C = 3k, R E = 0.91k, R S = 0.6k, R L = 4.7k C S = C C = 1 F, C E = 6.8 F C wi = 7pF, C wo =11pF, C be = 6pF, C be = 20pF and C ce = 10pF Solution: I B = (V CC V BE ) / [R B + ( +1)R E ] I B = 3.434mA I E = I B I E = 3.434mA r e = 26mV / I E r e =

23 A V = - (R C R L ) / r e A V = Z i = R B r e Z i = f LS = 1/2 (R i +R S )C S f LS = Hz where, f LC = 1/2 (R C +R L )C C f LC = Hz f LE = 1/2 R e C E ; R e = [(R S / )+ r e ] R E R S = R B R S f LE = 1.752kHz C i = C wi + C be + (1 A V ) C bc C i = 1.48nF R Thi = R S R B r e R Thi = f Hi = 1 / 2 (1.48nF)(334.37) f Hi = KHz C o = C Wo + C ce + (1 1/A V ) C bc C o = 27.02pF R Tho = R C R L R Tho = 1.83K f Ho = 1 / 2 (27.02p)(1.83k) f Ho = 3.21MHz f = 1 / 2 (100) (7.56)( 20p + 6p) f = 8.09MHz f T = f f T = 803MHz 23

24 Equations - Logarithms 1. a = bx, x = log b a 2. G db = 10 log P 2 / P 1 3. G db = 20 log V 2 / V 1 Equations Low frequency response 1. A V = 1 / [1 j(f 1 /f)], where, f 1 = 1/2 RC Equations BJT low frequency response 1. f Ls = 1 / [2 (R S +R i )C S ], where, R i = R 1 R 2 r e 2. f LC = 1 /[2 (R o +R L )C C ], where, R o = R C r o 3. f LE = 1 / 2 R e C E, where, R e = R E ( R S / +r e ) and R S = R S R 1 R 2 Miller effect Capacitance C Mi = (1 A V )C f, C MO = ( 1 1/A V )C f BJT High frequency response: 1. A V = 1/ [1 + j(f/f 2 )] 2. f Hi = 1 / 2 R Thi C i, where, R Thi = R S R 1 R 2 R i, C i = C Wi +C be + C Mi 3. f HO = 1/ 2 R Tho C o, where, R Tho = R C R L r o C o = C Wo +C ce + C Mo 4. f = 1/[2 mid r e (C +C u )] 5. f T = f 24

### Philadelphia University Faculty of Engineering Communication and Electronics Engineering

Module: Electronics II Module Number: 6503 Philadelphia University Faculty o Engineering Communication and Electronics Engineering Ampliier Circuits-II BJT and FET Frequency Response Characteristics: -

### ESE319 Introduction to Microelectronics Bode Plot Review High Frequency BJT Model

Bode Plot Review High Frequency BJT Model 1 Logarithmic Frequency Response Plots (Bode Plots) Generic form of frequency response rational polynomial, where we substitute jω for s: H s=k sm a m 1 s m 1

### CHAPTER.4: Transistor at low frequencies

CHAPTER.4: Transistor at low frequencies Introduction Amplification in the AC domain BJT transistor modeling The re Transistor Model The Hybrid equivalent Model Introduction There are three models commonly

### 55:041 Electronic Circuits The University of Iowa Fall Exam 2

Exam 2 Name: Score /60 Question 1 One point unless indicated otherwise. 1. An engineer measures the (step response) rise time of an amplifier as t r = 0.35 μs. Estimate the 3 db bandwidth of the amplifier.

### Homework Assignment 08

Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance

### EE105 Fall 2014 Microelectronic Devices and Circuits

EE05 Fall 204 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 5 Sutardja Dai Hall (SDH) Terminal Gain and I/O Resistances of BJT Amplifiers Emitter (CE) Collector (CC) Base (CB)

### CE/CS Amplifier Response at High Frequencies

.. CE/CS Amplifier Response at High Frequencies INEL 4202 - Manuel Toledo August 20, 2012 INEL 4202 - Manuel Toledo CE/CS High Frequency Analysis 1/ 24 Outline.1 High Frequency Models.2 Simplified Method.3

### Chapter 9 Frequency Response. PART C: High Frequency Response

Chapter 9 Frequency Response PART C: High Frequency Response Discrete Common Source (CS) Amplifier Goal: find high cut-off frequency, f H 2 f H is dependent on internal capacitances V o Load Resistance

### ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

ECE-343 Test 2: Mar 21, 2012 6:00-8:00, Closed Book Name : SOLUTION 1. (25 pts) (a) Draw a circuit diagram for a differential amplifier designed under the following constraints: Use only BJTs. (You may

IFB270 Advanced Electronic Circuits Chapter 0: Ampliier requency response Pro. Manar Mohaisen Department o EEC Engineering Review o the Precedent Lecture Reviewed o the JFET and MOSFET Explained and analyzed

### Chapter 5. BJT AC Analysis

Chapter 5. Outline: The r e transistor model CB, CE & CC AC analysis through r e model common-emitter fixed-bias voltage-divider bias emitter-bias & emitter-follower common-base configuration Transistor

### Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.

Final Exam Name: Max: 130 Points Question 1 In the circuit shown, the op-amp is ideal, except for an input bias current I b = 1 na. Further, R F = 10K, R 1 = 100 Ω and C = 1 μf. The switch is opened at

### Refinements to Incremental Transistor Model

Refinements to Incremental Transistor Model This section presents modifications to the incremental models that account for non-ideal transistor behavior Incremental output port resistance Incremental changes

### Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.

Page 1 of 3 ELEC 312: ELECTRONICS II : ASSIGNMENT-3 Department of Electrical and Computer Engineering Winter 2012 1. A common-emitter amplifier that can be represented by the following equivalent circuit,

### ECE 255, Frequency Response

ECE 255, Frequency Response 19 April 2018 1 Introduction In this lecture, we address the frequency response of amplifiers. This was touched upon briefly in our previous lecture in Section 7.5 of the textbook.

### Mod. Sim. Dyn. Sys. Amplifiers page 1

AMPLIFIERS A circuit containing only capacitors, amplifiers (transistors) and resistors may resonate. A circuit containing only capacitors and resistors may not. Why does amplification permit resonance

### ESE319 Introduction to Microelectronics Common Emitter BJT Amplifier

Common Emitter BJT Amplifier 1 Adding a signal source to the single power supply bias amplifier R C R 1 R C V CC V CC V B R E R 2 R E Desired effect addition of bias and signal sources Starting point -

### Mod. Sim. Dyn. Sys. Amplifiers page 1

AMPLIFIERS A circuit containing only capacitors, amplifiers (transistors) and resistors may resonate. A circuit containing only capacitors and resistors may not. Why does amplification permit resonance

### ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution

ECE-342 Test 3: Nov 30, 2010 6:00-8:00, Closed Book Name : Solution All solutions must provide units as appropriate. Unless otherwise stated, assume T = 300 K. 1. (25 pts) Consider the amplifier shown

### KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 4 DC BIASING BJTS (CONT D II )

KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 4 DC BIASING BJTS (CONT D II ) Most of the content is from the textbook: Electronic devices and circuit theory,

### Electronic Circuits Summary

Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent

### Biasing BJTs CHAPTER OBJECTIVES 4.1 INTRODUCTION

4 DC Biasing BJTs CHAPTER OBJECTIVES Be able to determine the dc levels for the variety of important BJT configurations. Understand how to measure the important voltage levels of a BJT transistor configuration

### EE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

EE05 Fall 205 Microelectronic Devices and Circuits Frequency Response Prof. Ming C. Wu wu@eecs.berkeley.edu 5 Sutardja Dai Hall (SDH) Amplifier Frequency Response: Lower and Upper Cutoff Frequency Midband

### Chapter 13 Small-Signal Modeling and Linear Amplification

Chapter 13 Small-Signal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 13-1 Chapter Goals Understanding of concepts related to: Transistors

### Section 1: Common Emitter CE Amplifier Design

ECE 3274 BJT amplifier design CE, CE with Ref, and CC. Richard Cooper Section 1: CE amp Re completely bypassed (open Loop) Section 2: CE amp Re partially bypassed (gain controlled). Section 3: CC amp (open

### EE 321 Analog Electronics, Fall 2013 Homework #8 solution

EE 321 Analog Electronics, Fall 2013 Homework #8 solution 5.110. The following table summarizes some of the basic attributes of a number of BJTs of different types, operating as amplifiers under various

### Homework Assignment 09

Homework Assignment 09 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3-dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =

### Chapter 2 - DC Biasing - BJTs

Objectives Chapter 2 - DC Biasing - BJTs To Understand: Concept of Operating point and stability Analyzing Various biasing circuits and their comparison with respect to stability BJT A Review Invented

### Chapter 2. - DC Biasing - BJTs

Chapter 2. - DC Biasing - BJTs Objectives To Understand : Concept of Operating point and stability Analyzing Various biasing circuits and their comparison with respect to stability BJT A Review Invented

### ESE319 Introduction to Microelectronics. Output Stages

Output Stages Power amplifier classification Class A amplifier circuits Class A Power conversion efficiency Class B amplifier circuits Class B Power conversion efficiency Class AB amplifier circuits Class

### 55:041 Electronic Circuits The University of Iowa Fall Final Exam

Final Exam Name: Score Max: 135 Question 1 (1 point unless otherwise noted) a. What is the maximum theoretical efficiency for a class-b amplifier? Answer: 78% b. The abbreviation/term ESR is often encountered

### Engineering 1620 Spring 2011 Answers to Homework # 4 Biasing and Small Signal Properties

Engineering 60 Spring 0 Answers to Homework # 4 Biasing and Small Signal Properties.).) The in-band Thevenin equivalent source impedance is the parallel combination of R, R, and R3. ( In-band implies the

### Bipolar Junction Transistor (BJT) - Introduction

Bipolar Junction Transistor (BJT) - Introduction It was found in 1948 at the Bell Telephone Laboratories. It is a three terminal device and has three semiconductor regions. It can be used in signal amplification

### ECE3050 Assignment 7

ECE3050 Assignment 7. Sketch and label the Bode magnitude and phase plots for the transfer functions given. Use loglog scales for the magnitude plots and linear-log scales for the phase plots. On the magnitude

### Quick Review. ESE319 Introduction to Microelectronics. and Q1 = Q2, what is the value of V O-dm. If R C1 = R C2. s.t. R C1. Let Q1 = Q2 and R C1

Quick Review If R C1 = R C2 and Q1 = Q2, what is the value of V O-dm? Let Q1 = Q2 and R C1 R C2 s.t. R C1 > R C2, express R C1 & R C2 in terms R C and ΔR C. If V O-dm is the differential output offset

### ESE319 Introduction to Microelectronics. BJT Biasing Cont.

BJT Biasing Cont. Biasing for DC Operating Point Stability BJT Bias Using Emitter Negative Feedback Single Supply BJT Bias Scheme Constant Current BJT Bias Scheme Rule of Thumb BJT Bias Design 1 Simple

### Whereas the diode was a 1-junction device, the transistor contains two junctions. This leads to two possibilities:

Part Recall: two types of charge carriers in semiconductors: electrons & holes two types of doped semiconductors: n-type (favor e-), p-type (favor holes) for conduction Whereas the diode was a -junction

### ECE 546 Lecture 11 MOS Amplifiers

ECE 546 Lecture MOS Amplifiers Spring 208 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine Amplifiers Definitions Used to increase

### ECE Networks & Systems

ECE 342 1. Networks & Systems Jose E. Schutt Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 What is Capacitance? 1 2 3 Voltage=0 No Charge No Current Voltage build

### Biasing the CE Amplifier

Biasing the CE Amplifier Graphical approach: plot I C as a function of the DC base-emitter voltage (note: normally plot vs. base current, so we must return to Ebers-Moll): I C I S e V BE V th I S e V th

### ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

ECE-343 Test : Feb 0, 00 6:00-8:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z

### I. Frequency Response of Voltage Amplifiers

I. Frequency Response of Voltage Amplifiers A. Common-Emitter Amplifier: V i SUP i OUT R S V BIAS R L v OUT V Operating Point analysis: 0, R s 0, r o --->, r oc --->, R L ---> Find V BIAS such that I C

### General Purpose Transistors

General Purpose Transistors NPN and PNP Silicon These transistors are designed for general purpose amplifier applications. They are housed in the SOT 33/SC which is designed for low power surface mount

### ID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom

ID # NAME EE-255 EXAM 3 April 7, 1998 Instructor (circle one) Ogborn Lundstrom This exam consists of 20 multiple choice questions. Record all answers on this page, but you must turn in the entire exam.

### Bipolar junction transistors

Bipolar junction transistors Find parameters of te BJT in CE configuration at BQ 40 µa and CBQ V. nput caracteristic B / µa 40 0 00 80 60 40 0 0 0, 0,5 0,3 0,35 0,4 BE / V Output caracteristics C / ma

### Electronics II. Midterm II

The University of Toledo su7ms_elct7.fm - Electronics II Midterm II Problems Points. 7. 7 3. 6 Total 0 Was the exam fair? yes no The University of Toledo su7ms_elct7.fm - Problem 7 points Equation (-)

### 1. (50 points, BJT curves & equivalent) For the 2N3904 =(npn) and the 2N3906 =(pnp)

HW 3 1. (50 points, BJT curves & equivalent) For the 2N3904 =(npn) and the 2N3906 =(pnp) a) Obtain in Spice the transistor curves given on the course web page except do in separate plots, one for the npn

### BJT Biasing Cont. & Small Signal Model

BJT Biasing Cont. & Small Signal Model Conservative Bias Design (1/3, 1/3, 1/3 Rule) Bias Design Example Small-Signal BJT Models Small-Signal Analysis 1 Emitter Feedback Bias Design R B R C V CC R 1 R

### ELECTROMAGNETIC OSCILLATIONS AND ALTERNATING CURRENT

Chapter 31: ELECTROMAGNETIC OSCILLATIONS AND ALTERNATING CURRENT 1 A charged capacitor and an inductor are connected in series At time t = 0 the current is zero, but the capacitor is charged If T is the

### Single Phase Parallel AC Circuits

Single Phase Parallel AC Circuits 1 Single Phase Parallel A.C. Circuits (Much of this material has come from Electrical & Electronic Principles & Technology by John Bird) n parallel a.c. circuits similar

### MICROELECTRONIC CIRCUIT DESIGN Second Edition

MICROELECTRONIC CIRCUIT DESIGN Second Edition Richard C. Jaeger and Travis N. Blalock Answers to Selected Problems Updated 10/23/06 Chapter 1 1.3 1.52 years, 5.06 years 1.5 2.00 years, 6.65 years 1.8 113

### Capacitors Diodes Transistors. PC200 Lectures. Terry Sturtevant. Wilfrid Laurier University. June 4, 2009

Wilfrid Laurier University June 4, 2009 Capacitor an electronic device which consists of two conductive plates separated by an insulator Capacitor an electronic device which consists of two conductive

### 6.012 Electronic Devices and Circuits Spring 2005

6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) -OPEN BOOK- Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):

### ACADAMIC CHAPTER OF SWECHA September- 2010

Swecha Documents SF-SAC/ ECE / II-II/LM/2010 /ver. 1.0 LABMANAUALS DEPARTMENT : ECE ELECTRONIC CIRCUITS ANALYSIS LABORATORY MANUAL ACADAMIC CHAPTER OF SWECHA September- 2010 INDEX S.NO NAME OF THE EXPERIMENT

### Steady State Frequency Response Using Bode Plots

School of Engineering Department of Electrical and Computer Engineering 332:224 Principles of Electrical Engineering II Laboratory Experiment 3 Steady State Frequency Response Using Bode Plots 1 Introduction

### Lecture 24 Multistage Amplifiers (I) MULTISTAGE AMPLIFIER

Lecture 24 Multistage Amplifiers (I) MULTISTAGE AMPLIFIER Outline. Introduction 2. CMOS multi-stage voltage amplifier 3. BiCMOS multistage voltage amplifier 4. BiCMOS current buffer 5. Coupling amplifier

### Electronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory

Electronic Circuits Prof. Dr. Qiuting Huang 6. Transimpedance Amplifiers, Voltage Regulators, Logarithmic Amplifiers, Anti-Logarithmic Amplifiers Transimpedance Amplifiers Sensing an input current ii in

### CHAPTER 22 ELECTROMAGNETIC INDUCTION

CHAPTER 22 ELECTROMAGNETIC INDUCTION PROBLEMS 47. REASONING AND Using Equation 22.7, we find emf 2 M I or M ( emf 2 ) t ( 0.2 V) ( 0.4 s) t I (.6 A) ( 3.4 A) 9.3 0 3 H 49. SSM REASONING AND From the results

### Examination paper for TFY4185 Measurement Technique/ Måleteknikk

Page 1 of 14 Department of Physics Examination paper for TFY4185 Measurement Technique/ Måleteknikk Academic contact during examination: Patrick Espy Phone: +47 41 38 65 78 Examination date: 15 August

### Tutorial #4: Bias Point Analysis in Multisim

SCHOOL OF ENGINEERING AND APPLIED SCIENCE DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING ECE 2115: ENGINEERING ELECTRONICS LABORATORY Tutorial #4: Bias Point Analysis in Multisim INTRODUCTION When BJTs

### Frequency Dependent Aspects of Op-amps

Frequency Dependent Aspects of Op-amps Frequency dependent feedback circuits The arguments that lead to expressions describing the circuit gain of inverting and non-inverting amplifier circuits with resistive

### BJT Biasing Cont. & Small Signal Model

BJT Biasing Cont. & Small Signal Model Conservative Bias Design Bias Design Example Small Signal BJT Models Small Signal Analysis 1 Emitter Feedback Bias Design Voltage bias circuit Single power supply

### ESE319 Introduction to Microelectronics. Feedback Basics

Feedback Basics Feedback concept Feedback in emitter follower Stability One-pole feedback and root locus Frequency dependent feedback and root locus Gain and phase margins Conditions for closed loop stability

### Today. 1/25/11 Physics 262 Lecture 2 Filters. Active Components and Filters. Homework. Lab 2 this week

/5/ Physics 6 Lecture Filters Today Basics: Analog versus Digital; Passive versus Active Basic concepts and types of filters Passband, Stopband, Cut-off, Slope, Knee, Decibels, and Bode plots Active Components

### E40M Review - Part 1

E40M Review Part 1 Topics in Part 1 (Today): KCL, KVL, Power Devices: V and I sources, R Nodal Analysis. Superposition Devices: Diodes, C, L Time Domain Diode, C, L Circuits Topics in Part 2 (Wed): MOSFETs,

### D is the voltage difference = (V + - V - ).

1 Operational amplifier is one of the most common electronic building blocks used by engineers. It has two input terminals: V + and V -, and one output terminal Y. It provides a gain A, which is usually

### BIOEN 302, Section 3: AC electronics

BIOEN 3, Section 3: AC electronics For this section, you will need to have very present the basics of complex number calculus (see Section for a brief overview) and EE5 s section on phasors.. Representation

### Notes for course EE1.1 Circuit Analysis TOPIC 10 2-PORT CIRCUITS

Objectives: Introduction Notes for course EE1.1 Circuit Analysis 4-5 Re-examination of 1-port sub-circuits Admittance parameters for -port circuits TOPIC 1 -PORT CIRCUITS Gain and port impedance from -port

### figure shows a pnp transistor biased to operate in the active mode

Lecture 10b EE-215 Electronic Devices and Circuits Asst Prof Muhammad Anis Chaudhary BJT: Device Structure and Physical Operation The pnp Transistor figure shows a pnp transistor biased to operate in the

### RLC Series Circuit. We can define effective resistances for capacitors and inductors: 1 = Capacitive reactance:

RLC Series Circuit In this exercise you will investigate the effects of changing inductance, capacitance, resistance, and frequency on an RLC series AC circuit. We can define effective resistances for

### (Refer Slide Time: 1:41)

Analog Electronic Circuits Professor S. C. Dutta Roy Department of Electrical Engineering Indian Institute of Technology Delhi Lecture no 13 Module no 01 Midband Analysis of CB and CC Amplifiers We are

### The RC Time Constant

The RC Time Constant Objectives When a direct-current source of emf is suddenly placed in series with a capacitor and a resistor, there is current in the circuit for whatever time it takes to fully charge

### The Common-Emitter Amplifier

c Copyright 2009. W. Marshall Leach, Jr., Professor, Georgia Institute of Technology, School of Electrical and Computer Engineering. The Common-Emitter Amplifier Basic Circuit Fig. shows the circuit diagram

### Dynamic circuits: Frequency domain analysis

Electronic Circuits 1 Dynamic circuits: Contents Free oscillation and natural frequency Transfer functions Frequency response Bode plots 1 System behaviour: overview 2 System behaviour : review solution

### Homework Assignment 11

Homework Assignment Question State and then explain in 2 3 sentences, the advantage of switched capacitor filters compared to continuous-time active filters. (3 points) Continuous time filters use resistors

### SOME USEFUL NETWORK THEOREMS

APPENDIX D SOME USEFUL NETWORK THEOREMS Introduction In this appendix we review three network theorems that are useful in simplifying the analysis of electronic circuits: Thévenin s theorem Norton s theorem

### Microelectronic Circuit Design 4th Edition Errata - Updated 4/4/14

Chapter Text # Inside back cover: Triode region equation should not be squared! i D = K n v GS "V TN " v & DS % ( v DS \$ 2 ' Page 49, first exercise, second answer: -1.35 x 10 6 cm/s Page 58, last exercise,

### ECE 304: Bipolar Capacitances E B C. r b β I b r O

ECE 34: Bipolar Capacitances The Bipolar Transistor: S&S pp. 485497 Let s apply the diode capacitance results to the bipolar transistor. There are two junctions in the bipolar transistor. The BC (basecollector)

### FET Small-Signal Analysis

CHAPTER FET mall-ignal Analysis 9 9.1 INTROUCTION Field-effect transistor amplifiers provide an excellent voltage gain with the added feature of a high input impedance. They are also considered low-power

### ECE137B Final Exam. Wednesday 6/8/2016, 7:30-10:30PM.

ECE137B Final Exam Wednesday 6/8/2016, 7:30-10:30PM. There are7 problems on this exam and you have 3 hours There are pages 1-32 in the exam: please make sure all are there. Do not open this exam until

### Exact Analysis of a Common-Source MOSFET Amplifier

Exact Analysis of a Common-Source MOSFET Amplifier Consider the common-source MOSFET amplifier driven from signal source v s with Thévenin equivalent resistance R S and a load consisting of a parallel

### Lecture 37: Frequency response. Context

EECS 05 Spring 004, Lecture 37 Lecture 37: Frequency response Prof J. S. Smith EECS 05 Spring 004, Lecture 37 Context We will figure out more of the design parameters for the amplifier we looked at in

### DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OP-AMP It consists of two stages: First

### Experiment Guide for RC Circuits

Guide-P1 Experiment Guide for RC Circuits I. Introduction 1. Capacitors A capacitor is a passive electronic component that stores energy in the form of an electrostatic field. The unit of capacitance is

### Vidyalankar S.E. Sem. III [EXTC] Analog Electronics - I Prelim Question Paper Solution

. (a) S.E. Sem. [EXTC] Analog Electronics - Prelim Question Paper Solution Comparison between BJT and JFET BJT JFET ) BJT is a bipolar device, both majority JFET is an unipolar device, electron and minority

### Circle the one best answer for each question. Five points per question.

ID # NAME EE-255 EXAM 3 November 8, 2001 Instructor (circle one) Talavage Gray This exam consists of 16 multiple choice questions and one workout problem. Record all answers to the multiple choice questions

### (Refer Slide Time: 1:49)

Analog Electronic Circuits Professor S. C. Dutta Roy Department of Electrical Engineering Indian Institute of Technology Delhi Lecture no 14 Module no 01 Midband analysis of FET Amplifiers (Refer Slide

### ESE319 Introduction to Microelectronics. Feedback Basics

Feedback Basics Stability Feedback concept Feedback in emitter follower One-pole feedback and root locus Frequency dependent feedback and root locus Gain and phase margins Conditions for closed loop stability

### 55:041 Electronic Circuits

55:04 Electronic ircuit Frequency epone hapter 7 A. Kruger Frequency epone- ee page 4-5 of the Prologue in the text Important eview co Thi lead to the concept of phaor we encountered in ircuit In Linear

### EE 330. Lecture 35. Parasitic Capacitances in MOS Devices

EE 330 Lecture 35 Parasitic Capacitances in MOS Devices Exam 2 Wed Oct 24 Exam 3 Friday Nov 16 Review from Last Lecture Cascode Configuration Discuss V CC gm1 gm1 I B VCC V OUT g02 g01 A - β β VXX Q 2

c Copyright 2009. W. Marshall Leach, Jr., Professor, Georgia Institute of Technology, School of Electrical and Computer Engineering. Feedback Amplifiers CollectionofSolvedProblems A collection of solved

### and V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )

ECE 4420 Spring 2005 Page 1 FINAL EXAMINATION NAME SCORE /100 Problem 1O 2 3 4 5 6 7 Sum Points INSTRUCTIONS: This exam is closed book. You are permitted four sheets of notes (three of which are your sheets

### Bridge Measurement 2.1 INTRODUCTION Advantages of Bridge Circuit

2 Bridge Measurement 2.1 INTRODUCTION Bridges are often used for the precision measurement of component values, like resistance, inductance, capacitance, etc. The simplest form of a bridge circuit consists

### The Miller Approximation

The Miller Approximation The exact analysis is not particularly helpful for gaining insight into the frequency response... consider the effect of C µ on the input only I t C µ V t g m V t R'out = r o r

### Electronics II. Final Examination

The University of Toledo f17fs_elct27.fm 1 Electronics II Final Examination Problems Points 1. 11 2. 14 3. 15 Total 40 Was the exam fair? yes no The University of Toledo f17fs_elct27.fm 2 Problem 1 11

### AC Circuits Homework Set

Problem 1. In an oscillating LC circuit in which C=4.0 μf, the maximum potential difference across the capacitor during the oscillations is 1.50 V and the maximum current through the inductor is 50.0 ma.

### Design Engineering MEng EXAMINATIONS 2016

IMPERIAL COLLEGE LONDON Design Engineering MEng EXAMINATIONS 2016 For Internal Students of the Imperial College of Science, Technology and Medicine This paper is also taken for the relevant examination

### Sinusoidal Response of RLC Circuits

Sinusoidal Response of RLC Circuits Series RL circuit Series RC circuit Series RLC circuit Parallel RL circuit Parallel RC circuit R-L Series Circuit R-L Series Circuit R-L Series Circuit Instantaneous