ASYMMETRICAL DOUBLE GATE (ADG) MOSFETs COMPACT MODELING. M. Reyboz, O. Rozeau, T. Poiroux, P. Martin

Size: px
Start display at page:

Download "ASYMMETRICAL DOUBLE GATE (ADG) MOSFETs COMPACT MODELING. M. Reyboz, O. Rozeau, T. Poiroux, P. Martin"

Transcription

1 ASYMMETRICAL DOUBLE GATE (ADG) MOSFETs COMPACT MODELING M. Reyboz, O. Rozeau, T. Poiroux, P. Martin

2 005 OUTLINE I INTRODUCTION II ADG ARCHITECTURE III MODELING DIFFICULTIES I DIFFERENT WAYS OF MODELING IMPLICIT ANALYTICAL MODEL: ITERATIE RESOLUTION I EXPLICIT ANALYTICAL MODEL: FULLY ANALYTICAL EXPRESSIONS II CONCLUSION

3 005 INTRODUCTION GENERAL CONTEXT WHY ARE WE INTERESTED IN MODELING ADG MOSFETs? New Devices classical CMOS technologies + forecasts of the ROADMAP =?? New devices: GAA, FinFET, SON & planar DG ADG MOSFET PD SOI CMOS FD SOI CMOS Bulk CMOS New devices 90 nm 65 nm 45 nm nm Excellent channel control Design flexibility with a second gate independently driven Model: to take advantage of this new device designers need a model Compact Model: to design new circuits 3

4 005 ADG ARCHITECTURE DIFFERENCES BETWEEN SYMMETRICAL (SDG) AND ASYMMETRICAL (ADG) DG MOSFETs g Source Front gate Channel Back gate Drain PICTURE: ADG MOSFET M.inet et al, SSDM 004 nm node O x Front gate T ox Source Silicon film Drain T si Front oxide Back oxide Back gate g T ox SCHEMATIC: DG MOSFET L y The asymmetry of the structure:! gate oxide thicknesses! gate voltages! or/and gate work functions 4

5 005 MODELING DIFFICULTIES BASIC EQUATIONS OF ADG E s I ds GAUSS THEOREM Q inv = ε ( E E ) si s s DRAIN CURRENT W = µ L POISSON EQUATION & ITS FIRTS INTEGRATION d ψ q n =. dx ε. q. u t. n ψ i s φ imref E = s exp exp ε si u t s d Q inv dφ si imref E BOUNDARY CONDITIONS c ox E s = ( g ψ s ) ε si c ox s = ( g ψ s ε si ψ s u t φ imref ) to calculate physical I ds, unknowns are ψ s and ψ s 5

6 005 MODELING DIFFICULTIES MATHEMATICAL DIFFICULTIES ASYMMETRY Not always a minimum of potential in the silicon film: CASES Band diagrams Ψ s Ψ s Ψs i Ψ s Ψ s Ψ s Ψ s Ψ s E fermi ψ min ψ min FIRST DIFFICULTY DEFINE CASES AND THEN UNIFY THEM 6

7 005 MODELING DIFFICULTIES MATHEMATICAL DIFFICULTIES SECOND DIFFICULTY NO EXACT SOLUTIONS OF ψ s AND ψ s OPTIONS FLOATING NODE RESOLUTION 4 unknown parameters, ψ ssource, ψ sdrain & ψ ssource, ψ sdrain MAKE PHYSICAL ASSUMPTIONS Simplifications of Poisson equation 7

8 005 DIFFERENT KINDS OF MODELS DIFFERENT WAYS OF MODELING! st OPTION: IMPLICIT ANALYTICAL RESOLUTION Use of floating nodes or iterative resolutions to solve Poisson s equation.! nd OPTION: EXPLICIT ANALYTICAL RESOLUTION Poisson s equation is solved with physical approximations allow to get explicit formulations of electrical parameters fully analytical model. Charge-based model th -based model 8

9 005 IMPLICIT ANALYTICAL MODELING MAIN ACTORS: 3 teams Y. Taur (USA, University of California): mainly for SDG MOSFET M. Chan (Hong Kong University of Science & Technology): ADG MOSFET T. Nakagawa (Japan, AIST): ADG MOSFET!Y. Taur, Analytical Solutions of Charge and Capacitance in Symmetric and Asymmetric DG MOSFET, IEEE Trans. Electron Devices, vol.48, n, Dec. 00.!M. Chan, Quasi-D Compact Modeling for DG MOSFET, NSTI Nanotech, vol., pp.08-3, 004.!Nakagawa et al., Improved Compact Modeling for Four-Terminal DG MOSFETs, NSTI Nanotech,

10 005 IMPLICIT ANALYTICAL MODELING WHY? COMPLEXITY of basic equations MANY ADANTAGES No problem to unify the different operating modes ACCURACY because it keeps all basic equations without any (or with few) simplification PREDICTIITY because basic equations could be solved for all materials and geometrical parameters 0

11 005 IMPLICIT ANALYTICAL MODELING PRINCIPLE OF FLOATING NODE SOLUTION (Taur model) different modes UNKNOWNS + Minimum of potential Unknowns: ψ 0 and x 0 No minimum of potential Unknowns: ψ S & ψ S SOURCE & DRAIN SIDE 4 FLOATING NODES for each case Each mode should be NUMERICALLY solved thanks to BOUNDARY CONDITIONS.

12 005 IMPLICIT ANALYTICAL MODELING PRINCIPLE OF FLOATING NODE SOLUTION (Taur model) DRAIN CURRENT I ds I ds W = µ L s d Q inv dφ NUMERICALLY imref I ds = α. Q inv inv ANALYTICALLY (EK METHOD) Q d s Not really true for ADG because of interface coupling: need a unification

13 005 IMPLICIT ANALYTICAL MODELING PRINCIPLE OF FLOATING NODE SOLUTION (Taur model) Symmetrical case: eriloga + Eldo simulator SDG : L=0.5µm, W=.0µm, Tsi=0.0nm, Tox=.nm Drain current (µa).0 ds =5m Gate oltage () Transconductance (µs) Drain current (ma) gs =0.6 to Gate oltage () (µs) Transconductance Asymmetrical case: eriloga + Eldo simulator Currently: convergence problem 3

14 005 IMPLICIT ANALYTICAL MODELING LIMITS: - Convergence problems because of the 4 floating nodes. - Simulation time. For that, we choose to developp an explicit analytical model with only floating node: T 4

15 005 EXPLICIT ANALYTICAL MODELING MAIN ACTORS: teams J. G. FOSSUM (USA, University of Florida) G. Pei (USA, Cornell University) TWO KINDS OF EXPLICIT ANALYTICAL MODEL Charge-based model th model! J. G. Fossum et al., UFDG and Nanoscale FinFET CMOS Design and Performance Projections, IEEE ICICT, 005.! A.. Kammula et al., A long Channel Model for the Asymmetric DG MOSFET alid in All Regions of Operation, IEEE Southwest Symposium Mixed-Signal Design, pp.56-6, 003.! G. Pei, A Physical Compact Model of DG MOSFET for Mixed-Signal Circuit Applications Part: Model Description, IEEE Transac. On Electron Devices, vol.50, n 0, Oct

16 005 EXPLICIT ANALYTICAL MODELING ADANTAGES OF AN EXPLICIT ANALYTICAL MODEL Better physical understanding Easier to use for circuit design because of speed and convergence whatever the number of transistors DISADANTAGES OF AN EXPLICIT ANALYTICAL MODEL Less accurate in moderate inversion Difficulties to get well derivatives 6

17 005 EXPLICIT ANALYTICAL MODELING CHARGE-BASED MODEL Weak inversion for both interfaces g DG = capacitor divider C ox ψ s C si ψ s C ox ψ ψ s s = = ( ( C C si si C C si + si + C C ox ox ) ) g g Csi + C + C si si ox Csi + C + C ox g g T si olume inversion Silicon film olume current g Strong inversion for both interfaces I ds SI Both channels are independent SI SI SI I = ds I + ds I ds T si Silicon film Surface current I ds SI 7

18 005 EXPLICIT ANALYTICAL MODELING CHARGE-BASED MODEL One interface is in strong inversion and the other one in weak inversion. Second integration of Poisson s equation Asymptotic case : ψ s thus exp(-ψ s ) 0 Boundary conditions SI WI Ids = Ids + Ids T si I ds SI Surface current olume current I ds WI 8

19 005 EXPLICIT ANALYTICAL MODELING CHARGE-BASED MODEL LIMITS: unification between different operating modes I ds (A) g unification Atlas simulations Model g from 0. to 0.3 ds = 5m g (olt) I ds (A) CURRENT T si =5nm L=0.5µm W=µm I ds (A ) ds unification Atlas simulations Model ds () g =. g =. g =. g =0.! Unification problem when g is high.! Problems to have a continuous transconductance th -based model is developping: charge and current model take into account interface coupling I ds (A) Atlas simulations Model g =. ds =5m g () 9

20 005 EXPLICIT ANALYTICAL MODELING th -BASED MODEL ASSUMPTION: no current flows from a channel to the other one (checked by TCAD simulations) PRINCIPLE: DGMOS = SGMOS in parallel Q inv = Q inv + Q inv I ds = I ds + I ds + INTERFACE COUPLING DESCRIPTION + CORRECTION FACTOR DEFINITION to well describe strong inversion UNIFICATION OF THE DIFFERENT OPERATING MODES 0

21 005 EXPLICIT ANALYTICAL MODELING th -BASED MODEL ( ) = t g g Si eq t g g Si eq t g th th U C C U C C U n n. ' '. ' ' tanh ln.. '. ' 0 ( ) = t g g Si eq t g g Si eq t g th th U C C U C C U n n. ' '. ' ' tanh ln.. '. ' 0 FRONT & BACK th

22 005 EXPLICIT ANALYTICAL MODELING n represents interface coupling th -BASED MODEL Q Q invwi INTERFACE COUPLING DESCRIPTION Example: front interface in weak inversion invsi n = + C ox Csi. Cox ( C + C g th imref ( x) = q. n i. ut.exp n. ut si ox ) n. φ CORRECTION FACTOR TO WELL DESCRIBE STRONG INERSION W = µ oxi gi thi i imref L ( ). ε ( x) ( x) C. ' ' n. φ ( x) ε i represents the dependance of the interface strong inverted versus its gate voltage ( ) i

23 005 EXPLICIT ANALYTICAL MODELING th -BASED MODEL off =ε ( g - th ) UNIFICATION OF THE DIFFERENT OPERATING MODES g unification gt = u n t g th exp utn ln + g + exp utn off th gt Weak inversion = u n t exp g off th u n t Strong inversion = gt g th off ds unification dsieff ( ) dsati ds δ δ = + + dsati dsati ds δ 4 dsati 3

24 005 EXPLICIT ANALYTICAL MODELING th -BASED MODEL I ds (A) I ds (A) Logarithmic scale ds = 5m g = 0. to. Model Atlas simulations g () Linear scale g = 0.8 to. Atlas simulations Model g = ds () T si =0nm L=0.5µm W=µm I ds (A) CURRENT I ds (A) ds =5m Linear scale Atlas simulation Model g () Atlas simulation Model g =0. to. Linear scale g =. g =0.8 to ds () 4

25 005 EXPLICIT ANALYTICAL MODELING th -BASED MODEL CHARGE MODELING CAPACITANCE CAPACITANCE T si =0nm L=0.5µm W=3.5µm Capacitance (ff) ds =0.0 g =0.0 C gs C gd C ds g () Capacitance (ff) g =. g =0.0 C ds C gs C gd ds () 5

26 005 EXPLICIT ANALYTICAL MODELING th -BASED MODEL LIMITS T si < 0nm: problem in derivative ADG but SYMMETRICAL BEHAIOR Transconductance (µs) Pink : numerical model Bleue : th model KINK ds =5m L=µm, W=0µm T si = 5nm g () 6

27 005 EXPLICIT ANALYTICAL MODELING EXAMPLE OF SIMULATION CIRCUITS USING th MODEL IN ERILOG-A INERTORS CHAIN COMPOSED OF 8 TRANSISTORS ARE SIMULATED IN TRANSIENT REGIME The model took into account:!classical SCE ( th ( ds ))!access resistance 7

28 005 CONCLUSION SUMMARY MAIN WAYS TO MODEL ADG MOSFET: IMPLICIT ANALYTICAL MODEL: ITERATIE RESOLUTION EXPLICIT ANALYTICAL MODEL: FULLY ANALYTICAL EXPRESSIONS CHARGE-BASED OR t MODEL EFFECTS WHICH SHALL BE ADDED Accurate Short Channel Effects Quantum effects Ballistic transport 8

29 005 9

A Multi-Gate CMOS Compact Model BSIMMG

A Multi-Gate CMOS Compact Model BSIMMG A Multi-Gate CMOS Compact Model BSIMMG Darsen Lu, Sriramkumar Venugopalan, Tanvir Morshed, Yogesh Singh Chauhan, Chung-Hsun Lin, Mohan Dunga, Ali Niknejad and Chenming Hu University of California, Berkeley

More information

Complete Surface-Potential Modeling Approach Implemented in the HiSIM Compact Model Family for Any MOSFET Type

Complete Surface-Potential Modeling Approach Implemented in the HiSIM Compact Model Family for Any MOSFET Type Complete Surface-Potential Modeling Approach Implemented in the HiSIM Compact Model Family for Any MOSFET Type WCM in Boston 15. June, 2011 M. Miura-Mattausch, M. Miyake, H. Kikuchihara, U. Feldmann and

More information

Ultimately Scaled CMOS: DG FinFETs?

Ultimately Scaled CMOS: DG FinFETs? Ultimately Scaled CMOS: DG FinFETs? Jerry G. Fossum SOI Group Department of Electrical and Computer Engineering University of Florida Gainesville, FL 32611-6130 J. G. Fossum / 1 Outline Introduction -

More information

Physics-based compact model for ultimate FinFETs

Physics-based compact model for ultimate FinFETs Physics-based compact model for ultimate FinFETs Ashkhen YESAYAN, Nicolas CHEVILLON, Fabien PREGALDINY, Morgan MADEC, Christophe LALLEMENT, Jean-Michel SALLESE nicolas.chevillon@iness.c-strasbourg.fr Research

More information

SOI/SOTB Compact Models

SOI/SOTB Compact Models MOS-AK 2017 An Overview of the HiSIM SOI/SOTB Compact Models Marek Mierzwinski*, Dondee Navarro**, and Mitiko Miura-Mattausch** *Keysight Technologies **Hiroshima University Agenda Introduction Model overview

More information

ECE 342 Electronic Circuits. 3. MOS Transistors

ECE 342 Electronic Circuits. 3. MOS Transistors ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to

More information

Towards a Scalable EKV Compact Model Including Ballistic and Quasi-Ballistic Transport

Towards a Scalable EKV Compact Model Including Ballistic and Quasi-Ballistic Transport 2011 Workshop on Compact Modeling Towards a Scalable EKV Compact Model Including Ballistic and Quasi-Ballistic Transport Christian Enz 1,2, A. Mangla 2 and J.-M. Sallese 2 1) Swiss Center for Electronics

More information

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2

More information

Unified Compact Model for Generic Double-Gate

Unified Compact Model for Generic Double-Gate WCM-MSM007 Workshop on Compact Modeling 10th International Conference on Modeling and Simulation of Microsystems Santa Clara, California, USA Unified Compact Model for Generic Double-Gate MOSFETs Xing

More information

MOS Transistor Properties Review

MOS Transistor Properties Review MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO

More information

Mixed Analog-Digital VLSI Circuits & Systems Laboratory

Mixed Analog-Digital VLSI Circuits & Systems Laboratory CORNELL U N I V E R S I T Y School of Electrical and Computer Engineering Mixed Analog-Digital VLSI Circuits & Systems Laboratory Our research presently revolves around two major themes: Devising new circuit

More information

Scaling Issues in Planar FET: Dual Gate FET and FinFETs

Scaling Issues in Planar FET: Dual Gate FET and FinFETs Scaling Issues in Planar FET: Dual Gate FET and FinFETs Lecture 12 Dr. Amr Bayoumi Fall 2014 Advanced Devices (EC760) Arab Academy for Science and Technology - Cairo 1 Outline Scaling Issues for Planar

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor

More information

Analytical Results for the I-V Characteristics of a Fully Depleted SOI-MOSFET

Analytical Results for the I-V Characteristics of a Fully Depleted SOI-MOSFET 1 Analytical Results for the I- Characteristics of a Fully Depleted SOI-MOSFET H. Morris, E. Cumberbatch,. Tyree, H. Abebe Abstract: Explicit formulae for the I- characteristics of an SOI/SOS MOSFET operating

More information

Analytical modelling and performance analysis of Double-Gate MOSFET-based circuit including ballistic/quasi-ballistic effects

Analytical modelling and performance analysis of Double-Gate MOSFET-based circuit including ballistic/quasi-ballistic effects Analytical modelling and performance analysis of Double-Gate MOSFET-based circuit including ballistic/quasi-ballistic effects Sebastien Martinie, Daniela Munteanu, Gilles Le Carval, Jean-Luc Autran To

More information

EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation EEC 118 Lecture #2: MOSFET Structure and Basic Operation Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Announcements Lab 1 this week, report due next week Bring

More information

ECE-305: Fall 2017 MOS Capacitors and Transistors

ECE-305: Fall 2017 MOS Capacitors and Transistors ECE-305: Fall 2017 MOS Capacitors and Transistors Pierret, Semiconductor Device Fundamentals (SDF) Chapters 15+16 (pp. 525-530, 563-599) Professor Peter Bermel Electrical and Computer Engineering Purdue

More information

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the Field-Effect Transistor! Julius Lilienfeld filed a patent describing

More information

EKV based L-DMOS Model update including internal temperatures

EKV based L-DMOS Model update including internal temperatures ROBUSPIC (IST-507653) Deliverable D1.2 EKV based L-DMOS Model update including internal temperatures Yogesh Singh Chauhan, Costin Anghel, Francois Krummenacher, Adrian Ionescu and Michel Declercq Ecole

More information

CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS

CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS 98 CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS In this chapter, the effect of gate electrode work function variation on DC

More information

Practice 3: Semiconductors

Practice 3: Semiconductors Practice 3: Semiconductors Digital Electronic Circuits Semester A 2012 VLSI Fabrication Process VLSI Very Large Scale Integration The ability to fabricate many devices on a single substrate within a given

More information

EKV MOS Transistor Modelling & RF Application

EKV MOS Transistor Modelling & RF Application HP-RF MOS Modelling Workshop, Munich, February 15-16, 1999 EKV MOS Transistor Modelling & RF Application Matthias Bucher, Wladek Grabinski Electronics Laboratory (LEG) Swiss Federal Institute of Technology,

More information

Simple and accurate modeling of the 3D structural variations in FinFETs

Simple and accurate modeling of the 3D structural variations in FinFETs Simple and accurate modeling of the 3D structural variations in FinFETs Donghu Kim Electrical Engineering Program Graduate school of UNIST 2013 Simple and accurate modeling of the 3D structural variations

More information

Lecture 4: CMOS Transistor Theory

Lecture 4: CMOS Transistor Theory Introduction to CMOS VLSI Design Lecture 4: CMOS Transistor Theory David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Outline q Introduction q MOS Capacitor q

More information

BSIM-CMG Model. Berkeley Common-Gate Multi-Gate MOSFET Model

BSIM-CMG Model. Berkeley Common-Gate Multi-Gate MOSFET Model BSIM-CMG Model Why BSIM-CMG Model When we reach the end of the technology roadmap for the classical CMOS, multigate (MG) CMOS structures will likely take up the baton. Numerous efforts are underway to

More information

A Verilog-A Compact Model for Negative Capacitance FET

A Verilog-A Compact Model for Negative Capacitance FET A Verilog-A Compact Model for Negative Capacitance FET Version.. Muhammad Abdul Wahab and Muhammad Ashraful Alam Purdue University West Lafayette, IN 4797 Last Updated: Oct 2, 25 Table of Contents. Introduction...

More information

Capacitance-Voltage characteristics of nanowire trigate MOSFET considering wave functionpenetration

Capacitance-Voltage characteristics of nanowire trigate MOSFET considering wave functionpenetration Global Journal of researches in engineering Electrical and electronics engineering Volume 12 Issue 2 Version 1.0 February 2012 Type: Double Blind Peer Reviewed International Research Journal Publisher:

More information

Lecture 11: MOSFET Modeling

Lecture 11: MOSFET Modeling Digital Integrated Circuits (83-313) Lecture 11: MOSFET ing Semester B, 2016-17 Lecturer: Dr. Adam Teman TAs: Itamar Levi, Robert Giterman 18 June 2017 Disclaimer: This course was prepared, in its entirety,

More information

MOS Capacitor MOSFET Devices. MOSFET s. INEL Solid State Electronics. Manuel Toledo Quiñones. ECE Dept. UPRM.

MOS Capacitor MOSFET Devices. MOSFET s. INEL Solid State Electronics. Manuel Toledo Quiñones. ECE Dept. UPRM. INEL 6055 - Solid State Electronics ECE Dept. UPRM 20th March 2006 Definitions MOS Capacitor Isolated Metal, SiO 2, Si Threshold Voltage qφ m metal d vacuum level SiO qχ 2 E g /2 qφ F E C E i E F E v qφ

More information

ECE 546 Lecture 10 MOS Transistors

ECE 546 Lecture 10 MOS Transistors ECE 546 Lecture 10 MOS Transistors Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu NMOS Transistor NMOS Transistor N-Channel MOSFET Built on p-type

More information

This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented.

This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented. This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented. References IEICE Electronics Express, Vol.* No.*,*-* Effects of Gamma-ray radiation on

More information

Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1

Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1 Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1 LECTURE 210 PHYSICAL ASPECTS OF ICs (READING: Text-Sec. 2.5, 2.6, 2.8) INTRODUCTION Objective Illustrate the physical aspects of integrated circuits

More information

Modeling and Computation of Gate Tunneling Current through Ultra Thin Gate Oxides in Double Gate MOSFETs with Ultra Thin Body Silicon Channel

Modeling and Computation of Gate Tunneling Current through Ultra Thin Gate Oxides in Double Gate MOSFETs with Ultra Thin Body Silicon Channel Modeling and Computation of Gate Tunneling Current through Ultra Thin Gate Oxides in Double Gate MOSFETs with Ultra Thin Body Silicon Channel Bhadrinarayana L V 17 th July 2008 Microelectronics Lab, Indian

More information

Simple Theory of the Ballistic Nanotransistor

Simple Theory of the Ballistic Nanotransistor Simple Theory of the Ballistic Nanotransistor Mark Lundstrom Purdue University Network for Computational Nanoechnology outline I) Traditional MOS theory II) A bottom-up approach III) The ballistic nanotransistor

More information

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

! CMOS Process Enhancements. ! Semiconductor Physics.  Band gaps.  Field Effects. ! MOS Physics.  Cut-off.  Depletion. ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 3, 018 MOS Transistor Theory, MOS Model Lecture Outline! CMOS Process Enhancements! Semiconductor Physics " Band gaps " Field Effects!

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 29, 2019 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2019 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor

More information

Characteristics Optimization of Sub-10 nm Double Gate Transistors

Characteristics Optimization of Sub-10 nm Double Gate Transistors Characteristics Optimization of Sub-10 nm Double Gate Transistors YIMING LI 1,,*, JAM-WEM Lee 1, and HONG-MU CHOU 3 1 Departmenet of Nano Device Technology, National Nano Device Laboratories Microelectronics

More information

Analytical Modeling of Threshold Voltage for a. Biaxial Strained-Si-MOSFET

Analytical Modeling of Threshold Voltage for a. Biaxial Strained-Si-MOSFET Contemporary Engineering Sciences, Vol. 4, 2011, no. 6, 249 258 Analytical Modeling of Threshold Voltage for a Biaxial Strained-Si-MOSFET Amit Chaudhry Faculty of University Institute of Engineering and

More information

Zuhui Chen, Xing Zhou, Guan Huei See, Zhaomin Zhu, and Guojun Zhu

Zuhui Chen, Xing Zhou, Guan Huei See, Zhaomin Zhu, and Guojun Zhu Zuhui Chen, Xing Zhou, Guan Huei See, Zhaomin Zhu, and Guojun Zhu School of EEE, Nanyang Technological University, Singapore Slide No.1/18 Outline Motivations. Theory of interface traps. Theory of unified

More information

Integrated Circuits & Systems

Integrated Circuits & Systems Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 10 MOSFET part 1 guntzel@inf.ufsc.br ual-well Trench-Isolated

More information

MOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations

MOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 10, Number 2, 2007, 189 197 MOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations S. EFTIMIE 1, ALEX. RUSU

More information

Lecture 6: 2D FET Electrostatics

Lecture 6: 2D FET Electrostatics Lecture 6: 2D FET Electrostatics 2016-02-01 Lecture 6, High Speed Devices 2014 1 Lecture 6: III-V FET DC I - MESFETs Reading Guide: Liu: 323-337 (he mainly focuses on the single heterostructure FET) Jena:

More information

A Compact Analytical Modelling of the Electrical Characteristics of Submicron Channel MOSFETs

A Compact Analytical Modelling of the Electrical Characteristics of Submicron Channel MOSFETs ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 11, Number 4, 2008, 383 395 A Compact Analytical Modelling of the Electrical Characteristics of Submicron Channel MOSFETs Andrei SEVCENCO,

More information

Journal of Electron Devices, Vol. 18, 2013, pp JED [ISSN: ]

Journal of Electron Devices, Vol. 18, 2013, pp JED [ISSN: ] DrainCurrent-Id in linearscale(a/um) Id in logscale Journal of Electron Devices, Vol. 18, 2013, pp. 1582-1586 JED [ISSN: 1682-3427 ] SUITABILITY OF HIGH-k GATE DIELECTRICS ON THE DEVICE PERFORMANCE AND

More information

Today s lecture. EE141- Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model

Today s lecture. EE141- Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model - Spring 003 Lecture 4 Design Rules CMOS Inverter MOS Transistor Model Today s lecture Design Rules The CMOS inverter at a glance An MOS transistor model for manual analysis Important! Labs start next

More information

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University NAME: PUID: SECTION: Circle one: Alam Lundstrom ECE 305 Exam 5 SOLUTIONS: April 18, 2016 M A Alam and MS Lundstrom Purdue University This is a closed book exam You may use a calculator and the formula

More information

Modeling and Analysis of Total Leakage Currents in Nanoscale Double Gate Devices and Circuits

Modeling and Analysis of Total Leakage Currents in Nanoscale Double Gate Devices and Circuits Modeling and Analysis of Total Leakage Currents in Nanoscale Double Gate Devices and Circuits Saibal Mukhopadhyay 1, Keunwoo Kim, Ching-Te Chuang, and Kaushik Roy 1 1 Dept. of ECE, Purdue University, West

More information

Analysis of Transconductances in Deep Submicron CMOS with EKV 3.0

Analysis of Transconductances in Deep Submicron CMOS with EKV 3.0 MOS Models & Parameter Extraction Workgroup Arbeitskreis MOS Modelle & Parameterextraktion XFAB, Erfurt, Germany, October 2, 2002 Analysis of Transconductances in Deep Submicron CMOS with EKV 3.0 Matthias

More information

Figure 1: MOSFET symbols.

Figure 1: MOSFET symbols. c Copyright 2008. W. Marshall Leach, Jr., Professor, Georgia Institute of Technology, School of Electrical and Computer Engineering. The MOSFET Device Symbols Whereas the JFET has a diode junction between

More information

STATISTICAL MODELLING OF f t TO PROCESS PARAMETERS IN 30 NM GATE LENGTH FINFETS B. Lakshmi and R. Srinivasan

STATISTICAL MODELLING OF f t TO PROCESS PARAMETERS IN 30 NM GATE LENGTH FINFETS B. Lakshmi and R. Srinivasan STATISTICAL MODELLING OF f t TO PROCESS PARAMETERS IN 30 NM GATE LENGTH FINFETS B. Lakshmi and R. Srinivasan Department of Information Technology SSN College of Engineering, Kalavakkam 603 110, Chennai,

More information

Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET)

Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET) Metal-Oxide-Semiconductor ield Effect Transistor (MOSET) Source Gate Drain p p n- substrate - SUB MOSET is a symmetrical device in the most general case (for example, in an integrating circuit) In a separate

More information

MOSFET Physics: The Long Channel Approximation

MOSFET Physics: The Long Channel Approximation MOSFET Physics: The ong Channel Approximation A basic n-channel MOSFET (Figure 1) consists of two heavily-doped n-type regions, the Source and Drain, that comprise the main terminals of the device. The

More information

Advanced Compact Models for MOSFETs

Advanced Compact Models for MOSFETs Advanced Compact Models for MOSFETs Christian Enz, Carlos Galup-Montoro, Gennady Gildenblat, Chenming Hu, Ronald van Langevelde, Mitiko Miura-Mattausch, Rafael Rios, Chih-Tang (Tom) Sah Josef Watts (editor)

More information

Device 3D. 3D Device Simulator. Nano Scale Devices. Fin FET

Device 3D. 3D Device Simulator. Nano Scale Devices. Fin FET Device 3D 3D Device Simulator Device 3D is a physics based 3D device simulator for any device type and includes material properties for the commonly used semiconductor materials in use today. The physical

More information

Compact Modelling Techniques in Thin Film SOI MOSFETs

Compact Modelling Techniques in Thin Film SOI MOSFETs Compact Modelling Techniques in Thin Film SOI MOSFETs Benjamin Iñiguez Denis Flandre* Departament d Enginyeria Electrònica, Elèctrica i Automàtica ETSE; Universitat Rovira i Virgili Avinguda dels Països

More information

MOS CAPACITOR AND MOSFET

MOS CAPACITOR AND MOSFET EE336 Semiconductor Devices 1 MOS CAPACITOR AND MOSFET Dr. Mohammed M. Farag Ideal MOS Capacitor Semiconductor Devices Physics and Technology Chapter 5 EE336 Semiconductor Devices 2 MOS Capacitor Structure

More information

EE105 - Fall 2005 Microelectronic Devices and Circuits

EE105 - Fall 2005 Microelectronic Devices and Circuits EE105 - Fall 005 Microelectronic Devices and Circuits ecture 7 MOS Transistor Announcements Homework 3, due today Homework 4 due next week ab this week Reading: Chapter 4 1 ecture Material ast lecture

More information

Ultra-thin fully-depleted SOI MOSFETs: Special charge properties and coupling effects

Ultra-thin fully-depleted SOI MOSFETs: Special charge properties and coupling effects Solid-State Electronics 51 (2007) 239 244 www.elsevier.com/locate/sse Ultra-thin fully-depleted SOI MOSFETs: Special charge properties and coupling effects S. Eminente *,1, S. Cristoloveanu, R. Clerc,

More information

Part 4: Heterojunctions - MOS Devices. MOSFET Current Voltage Characteristics

Part 4: Heterojunctions - MOS Devices. MOSFET Current Voltage Characteristics MOS Device Uses: Part 4: Heterojunctions - MOS Devices MOSCAP capacitor: storing charge, charge-coupled device (CCD), etc. MOSFET transistor: switch, current amplifier, dynamic random access memory (DRAM-volatile),

More information

L ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling

L ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling L13 04202017 ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling Scaling laws: Generalized scaling (GS) p. 610 Design steps p.613 Nanotransistor issues (page 626) Degradation

More information

Gate Tunneling Current andquantum EffectsinDeep Scaled MOSFETs

Gate Tunneling Current andquantum EffectsinDeep Scaled MOSFETs JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.4, NO., MARCH, 4 7 Gate Tunneling Current andquantum EffectsinDeep Scaled MOSFETs Chang-Hoon Choi and Robert W. Dutton Center for Integrated Systems,

More information

Lecture 3: Transistor as an thermonic switch

Lecture 3: Transistor as an thermonic switch Lecture 3: Transistor as an thermonic switch 2016-01-21 Lecture 3, High Speed Devices 2016 1 Lecture 3: Transistors as an thermionic switch Reading Guide: 54-57 in Jena Transistor metrics Reservoir equilibrium

More information

The Gradual Channel Approximation for the MOSFET:

The Gradual Channel Approximation for the MOSFET: 6.01 - Electronic Devices and Circuits Fall 003 The Gradual Channel Approximation for the MOSFET: We are modeling the terminal characteristics of a MOSFET and thus want i D (v DS, v GS, v BS ), i B (v

More information

Semiconductor Integrated Process Design (MS 635)

Semiconductor Integrated Process Design (MS 635) Semiconductor Integrated Process Design (MS 635) Instructor: Prof. Keon Jae Lee - Office: 응용공학동 #4306, Tel: #3343 - Email: keonlee@kaist.ac.kr Lecture: (Tu, Th), 1:00-2:15 #2425 Office hour: Tues & Thur

More information

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor Triode Working FET Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor The characteristics of energy bands as a function of applied voltage. Surface inversion. The expression for the

More information

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

! CMOS Process Enhancements. ! Semiconductor Physics.  Band gaps.  Field Effects. ! MOS Physics.  Cut-off.  Depletion. ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 9, 019 MOS Transistor Theory, MOS Model Lecture Outline CMOS Process Enhancements Semiconductor Physics Band gaps Field Effects

More information

Timing Simulation of 45 nm Technology and Analysis of Gate Tunneling Currents in 90, 65, 45, and 32 nm Technologies

Timing Simulation of 45 nm Technology and Analysis of Gate Tunneling Currents in 90, 65, 45, and 32 nm Technologies 1 Timing Simulation of 45 nm Technology and Analysis of Gate Tunneling Currents in 90, 65, 45, and 32 nm Technologies Steven P. Surgnier Abstract A timing simulation is presented for a MOSFET implemented

More information

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 24, 2017 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2017 Khanna Lecture Outline! Semiconductor Physics " Band gaps "

More information

Lecture #23. Warning for HW Assignments and Exams: Make sure your writing is legible!! OUTLINE. Circuit models for the MOSFET

Lecture #23. Warning for HW Assignments and Exams: Make sure your writing is legible!! OUTLINE. Circuit models for the MOSFET Lecture #23 arning for H Assignments and Exams: Make sure your writing is legible!! OUTLINE MOFET I s. V characteristic Circuit models for the MOFET resistie switch model small-signal model Reference Reading

More information

Technische Universität Graz. Institute of Solid State Physics. 11. MOSFETs

Technische Universität Graz. Institute of Solid State Physics. 11. MOSFETs Technische Universität Graz Institute of Solid State Physics 11. MOSFETs Dec. 12, 2018 Gradual channel approximation accumulation depletion inversion http://lampx.tugraz.at/~hadley/psd/l10/gradualchannelapprox.php

More information

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2

More information

The Critical Role of Quantum Capacitance in Compact Modeling of Nano-Scaled and Nanoelectronic Devices

The Critical Role of Quantum Capacitance in Compact Modeling of Nano-Scaled and Nanoelectronic Devices The Critical Role of Quantum Capacitance in Compact Modeling of Nano-Scaled and Nanoelectronic Devices Zhiping Yu and Jinyu Zhang Institute of Microelectronics Tsinghua University, Beijing, China yuzhip@tsinghua.edu.cn

More information

HW 5 posted due in two weeks Lab this week Midterm graded Project to be launched in week 7

HW 5 posted due in two weeks Lab this week Midterm graded Project to be launched in week 7 HW 5 posted due in two weeks Lab this week Midterm graded Project to be launched in week 7 2 What do digital IC designers need to know? 5 EE4 EECS4 6 3 0< V GS - V T < V DS Pinch-off 7 For (V GS V T )

More information

6.012 Electronic Devices and Circuits

6.012 Electronic Devices and Circuits Page 1 of 10 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits Exam No. 2 Thursday, November 5, 2009 7:30 to

More information

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION ECE-343 Test : Feb 0, 00 6:00-8:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z

More information

Multiple Gate CMOS and Beyond

Multiple Gate CMOS and Beyond Multiple CMOS and Beyond Dept. of EECS, KAIST Yang-Kyu Choi Outline 1. Ultimate Scaling of MOSFETs - 3nm Nanowire FET - 8nm Non-Volatile Memory Device 2. Multiple Functions of MOSFETs 3. Summary 2 CMOS

More information

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002 Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction

More information

MOS Transistor I-V Characteristics and Parasitics

MOS Transistor I-V Characteristics and Parasitics ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes

More information

MOSFET: Introduction

MOSFET: Introduction E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major

More information

CMOS Scaling. Two motivations to scale down. Faster transistors, both digital and analog. To pack more functionality per area. Lower the cost!

CMOS Scaling. Two motivations to scale down. Faster transistors, both digital and analog. To pack more functionality per area. Lower the cost! Two motivations to scale down CMOS Scaling Faster transistors, both digital and analog To pack more functionality per area. Lower the cost! (which makes (some) physical sense) Scale all dimensions and

More information

EECS130 Integrated Circuit Devices

EECS130 Integrated Circuit Devices EECS130 Integrated Circuit Devices Professor Ali Javey 10/30/2007 MOSFETs Lecture 4 Reading: Chapter 17, 19 Announcements The next HW set is due on Thursday. Midterm 2 is next week!!!! Threshold and Subthreshold

More information

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Circuits & Electronics Spring 2007.

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Circuits & Electronics Spring 2007. Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6.002 Circuits & Electronics Spring 2007 Quiz #2 25 April 2007 Name: There are 20 pages in this quiz, including

More information

COMPACT GRAPHENE FIELD EFFECT TRANSISTOR MODELING WITH QUANTUM CAPACITANCE EFFECTS

COMPACT GRAPHENE FIELD EFFECT TRANSISTOR MODELING WITH QUANTUM CAPACITANCE EFFECTS COMPACT GRAPHENE FIELD EFFECT TRANSISTOR MODELING WITH QUANTUM CAPACITANCE EFFECTS Arya Raj K. and Bala Tripura Sundari B. Department of Electronics & Communication Engineering, Amrita Viswa Vidyapeetham,

More information

Quantum Mechanical Simulation for Ultra-thin High-k Gate Dielectrics Metal Oxide Semiconductor Field Effect Transistors

Quantum Mechanical Simulation for Ultra-thin High-k Gate Dielectrics Metal Oxide Semiconductor Field Effect Transistors Mechanical Simulation for Ultra-thin High-k Gate Dielectrics Metal Oxide Semiconductor Field Effect Transistors Shih-Ching Lo 1, Yiming Li 2,3, and Jyun-Hwei Tsai 1 1 National Center for High-Performance

More information

NEW VERSION OF LETI-UTSOI2 FEATURING FURTHER IMPROVED PREDICTABILITY, AND A NEW STRESS MODEL FOR FDSOI TECHNOLOGY

NEW VERSION OF LETI-UTSOI2 FEATURING FURTHER IMPROVED PREDICTABILITY, AND A NEW STRESS MODEL FOR FDSOI TECHNOLOGY NEW VERSION OF LETI-UTSOI2 FEATURING FURTHER IMPROVED PREDICTABILITY, AND A NEW STRESS MODEL FOR FDSOI TECHNOLOGY T. Poiroux, P. Scheer*, O. Rozeau, B. de Salvo, A. Juge*, J. C. Barbé, M. Vinet CEA-Leti,

More information

EE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing

EE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing EE115C Winter 2017 Digital Electronic Circuits Lecture 3: MOS RC Model, CMOS Manufacturing Agenda MOS Transistor: RC Model (pp. 104-113) S R on D CMOS Manufacturing Process (pp. 36-46) S S C GS G G C GD

More information

OMEN an atomistic and full-band quantum transport simulator for post-cmos nanodevices

OMEN an atomistic and full-band quantum transport simulator for post-cmos nanodevices Purdue University Purdue e-pubs Other Nanotechnology Publications Birck Nanotechnology Center 8-18-28 OMEN an atomistic and full-band quantum transport simulator for post-cmos nanodevices Mathieu Luisier

More information

Lecture 3: CMOS Transistor Theory

Lecture 3: CMOS Transistor Theory Lecture 3: CMOS Transistor Theory Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V Characteristics Gate and Diffusion Capacitance 2 Introduction So far, we have treated transistors

More information

Influence of structural and doping parameter variations on Si and Si 1 x Ge x double gate tunnel FETs: An analysis for RF performance enhancement

Influence of structural and doping parameter variations on Si and Si 1 x Ge x double gate tunnel FETs: An analysis for RF performance enhancement Pramana J. Phys. (2018) 91:2 https://doi.org/10.1007/s12043-018-1577-2 Indian Academy of Sciences Influence of structural and doping parameter variations on Si and Si 1 x Ge x double gate tunnel FETs:

More information

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B) 1 Introduction to Transistor-Level Logic Circuits 1 By Prawat Nagvajara At the transistor level of logic circuits, transistors operate as switches with the logic variables controlling the open or closed

More information

P. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions

P. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions P. R. Nelson 1 ECE418 - VLSI Midterm Exam Solutions 1. (8 points) Draw the cross-section view for A-A. The cross-section view is as shown below.. ( points) Can you tell which of the metal1 regions is the

More information

ANALYTICAL SOI MOSFET MODEL VALID FOR GRADED-CHANNEL DEVICES

ANALYTICAL SOI MOSFET MODEL VALID FOR GRADED-CHANNEL DEVICES ANALYICAL SOI MOSFE MODEL VALID FOR GRADED-CHANNEL DEVICES Benjamín Iñíguez 1, Marcelo Antonio Pavanello 2,3, João Antonio Martino 3 and Denis Flandre 4 3 Escola ècnica Superior d`engenyeria Universitat

More information

This is the author s final accepted version.

This is the author s final accepted version. Al-Ameri, T., Georgiev, V.P., Adamu-Lema, F. and Asenov, A. (2017) Does a Nanowire Transistor Follow the Golden Ratio? A 2D Poisson- Schrödinger/3D Monte Carlo Simulation Study. In: 2017 International

More information

Chapter 4 Field-Effect Transistors

Chapter 4 Field-Effect Transistors Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation

More information

MOSFET Capacitance Model

MOSFET Capacitance Model MOSFET Capacitance Model So far we discussed the MOSFET DC models. In real circuit operation, the device operates under time varying terminal voltages and the device operation can be described by: 1 small

More information

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002 igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The evices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction

More information

Chapter 5 MOSFET Theory for Submicron Technology

Chapter 5 MOSFET Theory for Submicron Technology Chapter 5 MOSFET Theory for Submicron Technology Short channel effects Other small geometry effects Parasitic components Velocity saturation/overshoot Hot carrier effects ** Majority of these notes are

More information

6.012 Electronic Devices and Circuits Spring 2005

6.012 Electronic Devices and Circuits Spring 2005 6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) -OPEN BOOK- Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):

More information

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices. Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The July 30, 2002 1 Goal of this chapter Present intuitive understanding of device operation Introduction

More information