Graphene for future VLSI
|
|
- Dominic Johnston
- 6 years ago
- Views:
Transcription
1 Graphene for future VLSI Fellow ARM Research
2 Why did the semiconductor industry get so excited about graphene? 2
3 The problem with planar MOSFETs Gate Source Drain Substrate One-dimensional field leakage 3
4 Feature Size, um Strain Era Technology Node, um Physical Gate Length, um Year of Production Gate length scaling hampered by leakage, Reduces drive current scaling, Make that up with channel strain to increase mobility
5 mobility CMOS strain era Conventional NMOS Conventional PMOS
6 MOSFET Stress, if at macro scale PMOS Stress 1 square inch chip: NMOS Stress
7 Feature Size, um ~16/14nm: We needed better electrostatics FinFET: Scale gate lengths, Reduce leakage Technology Node, um Physical Gate Length, um Year of Production FinFET gate (blue) can exert field from both left and right
8 Gate All-Around Horizontal Nanowire??? 5nm 3nm 8
9 Materials innovation: Graphene Andre Geim Konstantin Novoselov 2004: + = 2010 Nobel Prize 9
10 Graphene FET Best possible field confinement
11 mobility Device Mobility Comparison graphene N and P Conventional NMOS Conventional PMOS
12 Transistor scaling s dirty secret: Parasitics HS Wong, et al., SISPAD
13 Graphene FET BUT: no band gap! 100x mobility Best possible field confinement Low aspect ratio = low parasitic cap
14 No band gap: Not good for VLSI, maybe OK for AMS Feb 2014: IBM sent a text message using graphene transistors
15 Graphene bandgap? No band gap! Edge treatments Doping Yang, et al., GLSVLSI 2010, pp Hunt, et al. Science, June 2013, v340, n6139 Liu, et al., Nature Nanotechnology 8, 2013, pp
16 Graphene timeline: Andre Geim Konstantin Novoselov 2004: + = 2010 Nobel Prize 16
17 ~30 years discovery to product Representative new material timeline: 1984 GMR Effect discovered 1996 Spin Torque Transfer is proposed ] 1996 Motorola begins MRAM research 1998 First Motorola MTJ 1999 Motorola develops 256Kb MRAM Test Chip 2002 Toggle patent granted to Motorola 2004 Motorola separates semiconductor business into Freescale Semiconductor 2006 Industry first MRAM (4Mb) product commercially available 2008 Freescale Semiconductor spins out MRAM business as Everspin Technologies 2010 Everspin qualifies industry first embedded MRAM 2010 Everspin releases 16Mb density 2012 Everspin produces 64Mb ST-MRAM on a 90 nm process 2016 Everspin announces 256Mb ST-MRAM to customers 17
18 Graphene No band gap! has opened the Pandora s box of 2D materials Yang, et al., GLSVLSI 2010, pp Hunt, et al. Science, June 2013, v340, n6139 Liu, et al., Nature Nanotechnology 8, 2013, pp
19 Graphene for future VLSI ^ and other 2-dimensional materials greg.yeric@arm.com Fellow ARM Research
20 MoS 2 FET Molybdenum Disulfide: Actual band gap (1.9V) These have been made and work My favorite, because it s a MoS 2 FET
21 Molybdenum Disulfide (MoS 2 ) in the wild: 21
22 Transistors: How far can they go? Oct
23 1nm gate length transistor: looks like a transistor 23
24 Feature Size, um Technology node and transistor gate length Technology Node, um Physical Gate Length, um Year of Production 24
25 MoS 2 microprocessor
26 Example of the materials revolution: 2D materials Z. Geng et al., 2D Electronics - Opportunities and Limitations ESSDERC 2016 * These are just the raw materials. Then you can dope, give them edge treatments, etc. 26
27 MoS 2 Molybdenum, a metal Sulfur, a chalcogen Cupric Oxide Berzelianite: copper selenide chalco: copper gen: born from: Weissite: Copper Telluride Covellite: Copper Sulfide oxygen, sulfur, selenium, and tellurium
28 MoS 2 Together, a chalcogenide
29 MoS 2 Specifically, a dichalcogenide
30 MoS 2 Most of the interesting metals for semiconductors are transition metals,.partially filled d sub-shell.
31 MoS 2 So you have a TMD: Transition Metal Dichalcogenide (lazy people say MX2) X 2
32 What can we do with more than one 2D layer? 2012 Device Research Conference 32
33 What if you can t make a good transistor? 33
34 Graphene Nanoscale Resistance Model Primary advantages: reduced size effect impact and resistance Graphene (Stanford 2D Model): R rough,edge = 2 nm λ MFP = 30 nm ρ low = Ω-cm [1] ρ mid = Ω-cm [1] Cu (FS-MS Model): R cu = 0.72 ρ cu = Ω-cm AR cu = 2 p cu = 0.8 λ MFP,cu = 39 nm [1] D. Kondo, N. Yokoyama, et al., Sub-10-nm-wide Intercalated Multi-Layer Graphene Interconnects with Low Resistivity, 2014 IEEE International Interconnect Technology Conference/Materials for Advanced Metallization (IITC/MAM) [ -cm] Cu (Foundry) ρ 0 low Graphene (FeCl 3 ) Line width [nm] R = ρl A ρ mid Graphene (MoO 3 )
35 While everyone is talking about 2D transistors AIST IITC /14nm Cu wire ~32nm wide 35
36 What if you can t make a good transistor? Thermal conductivity 2x copper Breakdown current 10x copper Young s modulus 8x copper Electromigration J MAX 1000x copper 36
37 But wait! There s More (than Moore) 37
38 But wait! There s More (than Moore) valleytronics-advancement-law.html 38
39 But wait! There s More (than Moore) 39
40 2D materials manufacturing: rapid progress 40
41 2D materials manufacturing: rapid progress 41
42 42
43 Graphene is not selfish 43
44 Graphene is not selfish uctors/materials/graphene-makes-infinitecopies-of-exotic-semiconductor-wafers 44
45 Why VLSI might not matter to graphene s success 45
46 Other 2D material uses 46
47 Other 2D material uses 47
48 Other 2D material uses ors/materials/twodimensional-materials-goferromagnetic-creating-a-new-scientific-field 48
49 Other 2D material uses 49
50 Other 2D material uses 50
51 Other 2D material uses 51
52 Other 2D material uses 52
53 Other 2D material uses 53
54 Other 2D material uses 54
55 Other 2D material uses 55
56 Other 2D material uses phene-sieve-may-help-solve-the-worldswater-woes 56
57 Why VLSI might not matter to graphene s success Age of articles cited in this section, in days:
58 Summary Graphene: Will it revolutionize VLSI? Probably not. Graphene did open up a Pandora s Box to a new class of materials (and physics). There is a vast amount of research into other materials, including x-genes and TMDs. We may see improved CMOS devices from this research, but there may also be new transistor paradigms that could replace CMOS: Spin, valley. Graphene and 2D materials could improve signal wiring, thermal problems, and even I/O (photonics, plasmonics) Graphene also recently shown to enable low-cost layer transfer Beyond VLSI, graphene and other 2D materials will almost certainly change the world. There is simply too much diverse research showing promise to not assume this. 58
59 fin 59
EE410 vs. Advanced CMOS Structures
EE410 vs. Advanced CMOS Structures Prof. Krishna S Department of Electrical Engineering S 1 EE410 CMOS Structure P + poly-si N + poly-si Al/Si alloy LPCVD PSG P + P + N + N + PMOS N-substrate NMOS P-well
More informationA final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room).
A final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room). The Final Exam will take place from 12:30PM to 3:30PM on Saturday May 12 in 60 Evans.» All of
More informationMOS Transistor Properties Review
MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO
More informationNew Material Design and Device Simulation Tool. Dr. Gong Kui HZWTECH
New Material Design and Device Simulation Tool Dr. Gong Kui HZWTECH 鸿之微科技 ( 上海 ) 股份有限公司 HONGZHIWEI TECHNOLOGY(SHANGHAI) CO.,LTD outline Atomistic-TCAD:new devices simulation tool Applications of Atomistic-TCAD
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationElectronics with 2D Crystals: Scaling extender, or harbinger of new functions?
Electronics with 2D Crystals: Scaling extender, or harbinger of new functions? 1 st Workshop on Data Abundant Systems Technology Stanford, April 2014 Debdeep Jena (djena@nd.edu) Electrical Engineering,
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 29, 2019 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2019 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationCMOS Scaling. Two motivations to scale down. Faster transistors, both digital and analog. To pack more functionality per area. Lower the cost!
Two motivations to scale down CMOS Scaling Faster transistors, both digital and analog To pack more functionality per area. Lower the cost! (which makes (some) physical sense) Scale all dimensions and
More informationNanocarbon Interconnects - From 1D to 3D
Nanocarbon Interconnects - From 1D to 3D Cary Y. Yang Santa Clara University Outline Introduction CNT as 1D interconnect structure CNT-graphene as all-carbon 3D interconnect Summary Device Scaling driven
More informationDISTRIBUTION STATEMENT A
ASIAA/CCMS/IAMS/LeCosPA/NTU Phys Joint Colloquium 30 Oct 2012, NTU, Taipei, Taiwan Novel Materials and Devices for Millimeterwave and THz Applications Integrity Service Excellence Jim Hwang Program Officer,
More informationMODEL MECHANISM OF CMOS DEVICE FOR RELIBILITY ENHANCEMENT
MODEL MECHANISM OF CMOS DEVICE FOR RELIBILITY ENHANCEMENT Sandeep Lalawat and Prof.Y.S.Thakur lalawat_er2007@yahoo.co.in,ystgecu@yahoo.co.in Abstract This paper present specific device level life time
More informationClassification of Solids
Classification of Solids Classification by conductivity, which is related to the band structure: (Filled bands are shown dark; D(E) = Density of states) Class Electron Density Density of States D(E) Examples
More informationEECS240 Spring Today s Lecture. Lecture 2: CMOS Technology and Passive Devices. Lingkai Kong EECS. EE240 CMOS Technology
EECS240 Spring 2013 Lecture 2: CMOS Technology and Passive Devices Lingkai Kong EECS Today s Lecture EE240 CMOS Technology Passive devices Motivation Resistors Capacitors (Inductors) Next time: MOS transistor
More informationProposed Thermal Circuit Model for the Cost Effective Design of Fin FET
Proposed Thermal Circuit Model for the Cost Effective Design of Fin FET Abstract A K M Kamrul Hasan, MD. Nizamul Islam, Dewan Siam Shafiullah Islamic University of Technology (IUT) Gazipur, Bangladesh.
More information! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 3, 018 MOS Transistor Theory, MOS Model Lecture Outline! CMOS Process Enhancements! Semiconductor Physics " Band gaps " Field Effects!
More informationThis is the author s final accepted version.
Al-Ameri, T., Georgiev, V.P., Adamu-Lema, F. and Asenov, A. (2017) Does a Nanowire Transistor Follow the Golden Ratio? A 2D Poisson- Schrödinger/3D Monte Carlo Simulation Study. In: 2017 International
More informationDigital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The July 30, 2002 1 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationWafer-scale fabrication of graphene
Wafer-scale fabrication of graphene Sten Vollebregt, MSc Delft University of Technology, Delft Institute of Mircosystems and Nanotechnology Delft University of Technology Challenge the future Delft University
More information! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 9, 019 MOS Transistor Theory, MOS Model Lecture Outline CMOS Process Enhancements Semiconductor Physics Band gaps Field Effects
More informationFrom Hall Effect to TMR
From Hall Effect to TMR 1 Abstract This paper compares the century old Hall effect technology to xmr technologies, specifically TMR (Tunnel Magneto-Resistance) from Crocus Technology. It covers the various
More informationGraphene devices and integration: A primer on challenges
Graphene devices and integration: A primer on challenges Archana Venugopal (TI) 8 Nov 2016 Acknowledgments: Luigi Colombo (TI) UT Dallas and UT Austin 1 Outline Where we are Issues o Contact resistance
More informationHigh Mobility Materials and Novel Device Structures for High Performance Nanoscale MOSFETs
High Mobility Materials and Novel Device Structures for High Performance Nanoscale MOSFETs Prof. (Dr.) Tejas Krishnamohan Department of Electrical Engineering Stanford University, CA & Intel Corporation
More informationNanotechnology in Consumer Products
Nanotechnology in Consumer Products June 17, 2015 October 31, 2014 The webinar will begin at 1pm Eastern Time Perform an audio check by going to Tools > Audio > Audio Setup Wizard Chat Box Chat Box Send
More informationEE130: Integrated Circuit Devices
EE130: Integrated Circuit Devices (online at http://webcast.berkeley.edu) Instructor: Prof. Tsu-Jae King (tking@eecs.berkeley.edu) TA s: Marie Eyoum (meyoum@eecs.berkeley.edu) Alvaro Padilla (apadilla@eecs.berkeley.edu)
More informationOperation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS
Operation and Modeling of The MOS Transistor Second Edition Yannis Tsividis Columbia University New York Oxford OXFORD UNIVERSITY PRESS CONTENTS Chapter 1 l.l 1.2 1.3 1.4 1.5 1.6 1.7 Chapter 2 2.1 2.2
More informationA Multi-Gate CMOS Compact Model BSIMMG
A Multi-Gate CMOS Compact Model BSIMMG Darsen Lu, Sriramkumar Venugopalan, Tanvir Morshed, Yogesh Singh Chauhan, Chung-Hsun Lin, Mohan Dunga, Ali Niknejad and Chenming Hu University of California, Berkeley
More informationLecture 0: Introduction
Lecture 0: Introduction Introduction q Integrated circuits: many transistors on one chip q Very Large Scale Integration (VLSI): bucketloads! q Complementary Metal Oxide Semiconductor Fast, cheap, low power
More informationCapacitance-Voltage characteristics of nanowire trigate MOSFET considering wave functionpenetration
Global Journal of researches in engineering Electrical and electronics engineering Volume 12 Issue 2 Version 1.0 February 2012 Type: Double Blind Peer Reviewed International Research Journal Publisher:
More informationIII-V CMOS: What have we learned from HEMTs? J. A. del Alamo, D.-H. Kim 1, T.-W. Kim, D. Jin, and D. A. Antoniadis
III-V CMOS: What have we learned from HEMTs? J. A. del Alamo, D.-H. Kim 1, T.-W. Kim, D. Jin, and D. A. Antoniadis Microsystems Technology Laboratories, MIT 1 presently with Teledyne Scientific 23rd International
More informationAuthor : Fabrice BERNARD-GRANGER September 18 th, 2014
Author : September 18 th, 2014 Spintronic Introduction Spintronic Design Flow and Compact Modelling Process Variation and Design Impact Semiconductor Devices Characterisation Seminar 2 Spintronic Introduction
More informationLecture 15: Scaling & Economics
Lecture 15: Scaling & Economics Outline Scaling Transistors Interconnect Future Challenges Economics 2 Moore s Law Recall that Moore s Law has been driving CMOS [Moore65] Corollary: clock speeds have improved
More informationScaling of MOS Circuits. 4. International Technology Roadmap for Semiconductors (ITRS) 6. Scaling factors for device parameters
1 Scaling of MOS Circuits CONTENTS 1. What is scaling?. Why scaling? 3. Figure(s) of Merit (FoM) for scaling 4. International Technology Roadmap for Semiconductors (ITRS) 5. Scaling models 6. Scaling factors
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationCMOS Transistors, Gates, and Wires
CMOS Transistors, Gates, and Wires Should the hardware abstraction layers make today s lecture irrelevant? pplication R P C W / R W C W / 6.375 Complex Digital Systems Christopher atten February 5, 006
More informationLecture 9. Strained-Si Technology I: Device Physics
Strain Analysis in Daily Life Lecture 9 Strained-Si Technology I: Device Physics Background Planar MOSFETs FinFETs Reading: Y. Sun, S. Thompson, T. Nishida, Strain Effects in Semiconductors, Springer,
More informationMonolayer Semiconductors
Monolayer Semiconductors Gilbert Arias California State University San Bernardino University of Washington INT REU, 2013 Advisor: Xiaodong Xu (Dated: August 24, 2013) Abstract Silicon may be unable to
More informationENEE 359a Digital VLSI Design
SLIDE 1 ENEE 359a Digital VLSI Design & Logical Effort Prof. blj@ece.umd.edu Credit where credit is due: Slides contain original artwork ( Jacob 2004) as well as material taken liberally from Irwin & Vijay
More informationECE 342 Electronic Circuits. Lecture 6 MOS Transistors
ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2
More informationLecture 4: CMOS Transistor Theory
Introduction to CMOS VLSI Design Lecture 4: CMOS Transistor Theory David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Outline q Introduction q MOS Capacitor q
More informationThe Critical Role of Quantum Capacitance in Compact Modeling of Nano-Scaled and Nanoelectronic Devices
The Critical Role of Quantum Capacitance in Compact Modeling of Nano-Scaled and Nanoelectronic Devices Zhiping Yu and Jinyu Zhang Institute of Microelectronics Tsinghua University, Beijing, China yuzhip@tsinghua.edu.cn
More informationEE382M-14 CMOS Analog Integrated Circuit Design
EE382M-14 CMOS Analog Integrated Circuit Design Lecture 3, MOS Capacitances, Passive Components, and Layout of Analog Integrated Circuits MOS Capacitances Type of MOS transistor capacitors Depletion capacitance
More informationLecture 5 Fault Modeling
Lecture 5 Fault Modeling Why model faults? Some real defects in VLSI and PCB Common fault models Stuck-at faults Single stuck-at faults Fault equivalence Fault dominance and checkpoint theorem Classes
More informationBeyond Si: Opportunities and Challenges for CMOS Technology Based on High-Mobility Channel Materials T.P. Ma Yale University
Beyond Si: Opportunities and Challenges for CMOS Technology Based on High-Mobility Channel Materials T.P. Ma Yale University Acknowledgments: Abigail Lubow, Xiao Sun, Shufeng Ren Switching Speed of CMOS
More informationFig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)
1 Introduction to Transistor-Level Logic Circuits 1 By Prawat Nagvajara At the transistor level of logic circuits, transistors operate as switches with the logic variables controlling the open or closed
More informationChapter 12: Electrical Properties. RA l
Charge carriers and conduction: Chapter 12: Electrical Properties Charge carriers include all species capable of transporting electrical charge, including electrons, ions, and electron holes. The latter
More informationInvestigation of the Dimension Effects of Sub-30nm Multiple-Gate SOI MOSFETs by TCAD Simulation
Microelectronics and olid tate Electronics 212, 1(3): 64-68 OI: 1.5923/j.msse.21224.3 Investigation of the imension Effects of ub-3nm Multiple-ate OI MOFETs by TCA imulation Keng-Ming Liu *, Yung-Yu Hsieh
More informationCHAPTER 11 Semiconductor Theory and Devices
CHAPTER 11 Semiconductor Theory and Devices 11.1 Band Theory of Solids 11.2 Semiconductor Theory 11.3 Semiconductor Devices 11.4 Nanotechnology It is evident that many years of research by a great many
More informationLecture 6: 2D FET Electrostatics
Lecture 6: 2D FET Electrostatics 2016-02-01 Lecture 6, High Speed Devices 2014 1 Lecture 6: III-V FET DC I - MESFETs Reading Guide: Liu: 323-337 (he mainly focuses on the single heterostructure FET) Jena:
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationCarbon-Based Electronics: Will there be a carbon age to follow the silicon age? Jeffrey Bokor EECS Department UC Berkeley
Carbon-Based Electronics: Will there be a carbon age to follow the silicon age? Jeffrey Bokor EECS Department UC Berkeley jbokor@eecs.berkeley.edu Solid State Seminar 9-13-13 1 Outline Review of development
More informationEE 292L : Nanomanufacturing. Week 5: Advanced Process Technology. Oct
EE 292L : Nanomanufacturing Week 5: Advanced Process Technology Oct 22 2012 1 Advanced Process Technology 1 HAR etch 2 3 HAR Gapfill Metal ALD 4 Reflow 5 6 SAC Airgap 7 8 Strain Ge/III-V Engineering 1
More informationEE 330 Lecture 3. Basic Concepts. Feature Sizes, Manufacturing Costs, and Yield
EE 330 Lecture 3 Basic Concepts Feature Sizes, Manufacturing Costs, and Yield Review from Last Time Analog Flow VLSI Design Flow Summary System Description Circuit Design (Schematic) SPICE Simulation Simulation
More informationThe Future of CMOS. David Pulfrey. CHRONOLOGY of the FET. Lecture Lilienfeld s patent (BG FET) 1965 Commercialization (Fairchild)
The Future of CMOS David Pulfrey 1 CHRONOLOGY of the FET 1933 Lilienfeld s patent (BG FET) 1965 Commercialization (Fairchild) 1991 The most abundant object made by mankind (C.T. Sah) 2003 The 10 nm FET
More informationELEC-E3230 NANOTECHNOLOGY (5 cr) Spring page 1
ELEC-E3230 NANOTECHNOLOGY (5 cr) Spring 2018 page 1 ELEC-E3230 NANOTECHNOLOGY ( 5 cr), Spring 2018 Lectures: Wed 13 15 Micronova large seminar hall, Thu 10 12 (small hall) Lecturers: Nicklas Anttu and
More informationS No. Questions Bloom s Taxonomy Level UNIT-I
GROUP-A (SHORT ANSWER QUESTIONS) S No. Questions Bloom s UNIT-I 1 Define oxidation & Classify different types of oxidation Remember 1 2 Explain about Ion implantation Understand 1 3 Describe lithography
More informationCHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS
98 CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS In this chapter, the effect of gate electrode work function variation on DC
More informationChapter 3 Basics Semiconductor Devices and Processing
Chapter 3 Basics Semiconductor Devices and Processing Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 1 Objectives Identify at least two
More informationRAJASTHAN TECHNICAL UNIVERSITY, KOTA
RAJASTHAN TECHNICAL UNIVERSITY, KOTA (Electronics & Communication) Submitted By: LAKSHIKA SOMANI E&C II yr, IV sem. Session: 2007-08 Department of Electronics & Communication Geetanjali Institute of Technical
More informationSimple and accurate modeling of the 3D structural variations in FinFETs
Simple and accurate modeling of the 3D structural variations in FinFETs Donghu Kim Electrical Engineering Program Graduate school of UNIST 2013 Simple and accurate modeling of the 3D structural variations
More informationChapter 1 Introduction
Chapter 1 Introduction A nanometer (nm) is one billionth (10-9 ) of a meter. Nanoscience can be defined as the science of objects and phenomena occurring at the scale of 1 to 100 nm. The range of 1 100
More informationSpiral 2 7. Capacitance, Delay and Sizing. Mark Redekopp
2-7.1 Spiral 2 7 Capacitance, Delay and Sizing Mark Redekopp 2-7.2 Learning Outcomes I understand the sources of capacitance in CMOS circuits I understand how delay scales with resistance, capacitance
More informationField effect = Induction of an electronic charge due to an electric field Example: Planar capacitor
JFETs AND MESFETs Introduction Field effect = Induction of an electronic charge due to an electric field Example: Planar capacitor Why would an FET made of a planar capacitor with two metal plates, as
More informationMOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA
MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the Field-Effect Transistor! Julius Lilienfeld filed a patent describing
More informationCMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor
CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1
More informationDrift-diffusion model for single layer transition metal dichalcogenide field-effect transistors
Drift-diffusion model for single layer transition metal dichalcogenide field-effect transistors David Jiménez Departament d'enginyeria Electrònica, Escola d'enginyeria, Universitat Autònoma de Barcelona,
More informationStretching the Barriers An analysis of MOSFET Scaling. Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa
Stretching the Barriers An analysis of MOSFET Scaling Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa Why Small? Higher Current Lower Gate Capacitance Higher
More informationHomework 2 due on Wednesday Quiz #2 on Wednesday Midterm project report due next Week (4 pages)
EE241 - Spring 2013 Advanced Digital Integrated Circuits Lecture 12: SRAM Design ECC Timing Announcements Homework 2 due on Wednesday Quiz #2 on Wednesday Midterm project report due next Week (4 pages)
More informationSupporting Online Material for
www.sciencemag.org/cgi/content/full/327/5966/662/dc Supporting Online Material for 00-GHz Transistors from Wafer-Scale Epitaxial Graphene Y.-M. Lin,* C. Dimitrakopoulos, K. A. Jenkins, D. B. Farmer, H.-Y.
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The evices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationCharacteristics Optimization of Sub-10 nm Double Gate Transistors
Characteristics Optimization of Sub-10 nm Double Gate Transistors YIMING LI 1,,*, JAM-WEM Lee 1, and HONG-MU CHOU 3 1 Departmenet of Nano Device Technology, National Nano Device Laboratories Microelectronics
More informationPHYS 3313 Section 001 Lecture #21 Monday, Nov. 26, 2012
PHYS 3313 Section 001 Lecture #21 Monday, Nov. 26, 2012 Superconductivity Theory, The Cooper Pair Application of Superconductivity Semi-Conductor Nano-technology Graphene 1 Announcements Your presentations
More informationDiameter Optimization for Highest Degree of Ballisticity of Carbon Nanotube Field Effect Transistors I. Khan, O. Morshed and S. M.
Diameter Optimization for Highest Degree of Ballisticity of Carbon Nanotube Field Effect Transistors I. Khan, O. Morshed and S. M. Mominuzzaman Department of Electrical and Electronic Engineering, Bangladesh
More informationMicroelectronics Part 1: Main CMOS circuits design rules
GBM8320 Dispositifs Médicaux telligents Microelectronics Part 1: Main CMOS circuits design rules Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim! http://www.cours.polymtl.ca/gbm8320/! med-amine.miled@polymtl.ca!
More informationCMOS Cross Section. EECS240 Spring Dimensions. Today s Lecture. Why Talk About Passives? EE240 Process
EECS240 Spring 202 CMOS Cross Section Metal p - substrate p + diffusion Lecture 2: CMOS Technology and Passive Devices Poly n - well n + diffusion Elad Alon Dept. of EECS EECS240 Lecture 2 4 Today s Lecture
More informationStudy of Carrier Transport in Strained and Unstrained SOI Tri-gate and Omega-gate Si Nanowire MOSFETs
42nd ESSDERC, Bordeaux, France, 17-21 Sept. 2012 A2L-E, High Mobility Devices, 18 Sept. Study of Carrier Transport in Strained and Unstrained SOI Tri-gate and Omega-gate Si Nanowire MOSFETs M. Koyama 1,4,
More informationEE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing
EE115C Winter 2017 Digital Electronic Circuits Lecture 3: MOS RC Model, CMOS Manufacturing Agenda MOS Transistor: RC Model (pp. 104-113) S R on D CMOS Manufacturing Process (pp. 36-46) S S C GS G G C GD
More informationS=0.7 [0.5x per 2 nodes] ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. Scaling ITRS Roadmap
ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 15: October 4, 2013 Scaling Today VLSI Scaling Trends/Disciplines Effects Alternatives (cheating) 1 2 Scaling ITRS Roadmap
More informationMultiple Gate CMOS and Beyond
Multiple CMOS and Beyond Dept. of EECS, KAIST Yang-Kyu Choi Outline 1. Ultimate Scaling of MOSFETs - 3nm Nanowire FET - 8nm Non-Volatile Memory Device 2. Multiple Functions of MOSFETs 3. Summary 2 CMOS
More informationChapter 4 Field-Effect Transistors
Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation
More informationModeling of MOSFET with Different Materials
Modeling of MOSFET with Different Materials Apurva Choubey, Rajesh Nema Abstract This paper provides the designing of mosfet with different materials and compare which material is better for the designing.
More informationDevice and Technology Challenges for Nanoscale CMOS
Device and Technology Challenges for Nanoscale CMOS H.-S. Philip Wong Professor of Electrical Engineering Stanford University, Stanford, California, U.S.A. hspwong@stanford.edu Center for Integrated Systems
More informationManufacture of Nanostructures for Power Electronics Applications
Manufacture of Nanostructures for Power Electronics Applications Brian Hunt and Jon Lai Etamota Corporation 2672 E. Walnut St. Pasadena, CA 91107 APEC, Palm Springs Feb. 23rd, 2010 1 Background Outline
More informationSemiconductor Physics fall 2012 problems
Semiconductor Physics fall 2012 problems 1. An n-type sample of silicon has a uniform density N D = 10 16 atoms cm -3 of arsenic, and a p-type silicon sample has N A = 10 15 atoms cm -3 of boron. For each
More informationLEADING THE EVOLUTION OF COMPUTE MARK KACHMAREK HPC STRATEGIC PLANNING MANAGER APRIL 17, 2018
LEADING THE EVOLUTION OF COMPUTE MARK KACHMAREK HPC STRATEGIC PLANNING MANAGER APRIL 17, 2018 INTEL S RESEARCH EFFORTS COMPONENTS RESEARCH INTEL LABS ENABLING MOORE S LAW DEVELOPING NOVEL INTEGRATION ENABLING
More informationReliability of 3D IC with Via-Middle TSV: Characterization and Modeling
Reliability of 3D IC with Via-Middle TSV: Characterization and Modeling Victor Moroz *, Munkang Choi *, Geert Van der Plas, Paul Marchal, Kristof Croes, and Eric Beyne * Motivation: Build Reliable 3D IC
More information3/10/2013. Lecture #1. How small is Nano? (A movie) What is Nanotechnology? What is Nanoelectronics? What are Emerging Devices?
EECS 498/598: Nanocircuits and Nanoarchitectures Lecture 1: Introduction to Nanotelectronic Devices (Sept. 5) Lectures 2: ITRS Nanoelectronics Road Map (Sept 7) Lecture 3: Nanodevices; Guest Lecture by
More informationA Verilog-A Compact Model for Negative Capacitance FET
A Verilog-A Compact Model for Negative Capacitance FET Version.. Muhammad Abdul Wahab and Muhammad Ashraful Alam Purdue University West Lafayette, IN 4797 Last Updated: Oct 2, 25 Table of Contents. Introduction...
More informationIntroduction and Background
Analog CMOS Integrated Circuit Design Introduction and Background Dr. Jawdat Abu-Taha Department of Electrical and Computer Engineering Islamic University of Gaza jtaha@iugaza.edu.ps 1 Marking Assignments
More informationFuture Trends in Microelectronics Impact on Detector Readout. Paul O Connor
Future Trends in Microelectronics Impact on Detector Readout Paul O Connor Outline CMOS Technology Scaling Analog Circuits Radiation Effects Cost Detector Development Symposium Paul O'Connor BNL April
More informationPart 5: Quantum Effects in MOS Devices
Quantum Effects Lead to Phenomena such as: Ultra Thin Oxides Observe: High Leakage Currents Through the Oxide - Tunneling Depletion in Poly-Si metal gate capacitance effect Thickness of Inversion Layer
More informationResearch Challenges and Opportunities. in 3D Integrated Circuits. Jan 30, 2009
Jan 3, 29 Research Challenges and Opportunities in 3D Integrated Circuits Ankur Jain ankur.jain@freescale.com, ankurjain@stanfordalumni.org Freescale Semiconductor, Inc. 28. 1 What is Three-dimensional
More informationAn Overview of Spin-based Integrated Circuits
ASP-DAC 2014 An Overview of Spin-based Integrated Circuits Wang Kang, Weisheng Zhao, Zhaohao Wang, Jacques-Olivier Klein, Yue Zhang, Djaafar Chabi, Youguang Zhang, Dafiné Ravelosona, and Claude Chappert
More informationDesign/Technology Co-Optimisation (DTCO) in the Presence of Acute Variability
Design/Technology Co-Optimisation (DTCO) in the Presence of Acute Variability A. Asenov 1,2, E. A. Towie 1!! 1 Gold Standard Simulations Ltd 2 Glasgow University! Summary!! Introduction!! FinFET complexity
More informationENABLEMENT OF COMPACT MODELS FOR
ENABLEMENT OF COMPACT MODELS FOR ULTRA-SCALED CMOS TECHNOLOGIES D. YAKIMETS, P. SCHUDDINCK, D. JANG, M. GARCIA BARDON, N. SHARAN, B. PARVAIS*, P. RAGHAVAN, AND A. MOCUTA IMEC, KAPELDREEF 75, 3001 LEUVEN,
More informationLecture 12: MOS Capacitors, transistors. Context
Lecture 12: MOS Capacitors, transistors Context In the last lecture, we discussed PN diodes, and the depletion layer into semiconductor surfaces. Small signal models In this lecture, we will apply those
More informationFuture trends in radiation hard electronics
Future trends in radiation hard electronics F. Faccio CERN, Geneva, Switzerland Outline Radiation effects in CMOS technologies Deep submicron CMOS for radiation environments What is the future going to
More informationSelf-Aligned InGaAs FinFETs with 5-nm Fin-Width and 5-nm Gate-Contact Separation
Self-Aligned InGaAs FinFETs with 5-nm Fin-Width and 5-nm Gate-Contact Separation Alon Vardi, Lisa Kong, Wenjie Lu, Xiaowei Cai, Xin Zhao, Jesús Grajal* and Jesús A. del Alamo Microsystems Technology Laboratories,
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More informationThe PSP compact MOSFET model An update
The PSP compact MOSFET model An update Gert-Jan Smit, Andries Scholten, D.B.M. Klaassen NXP Semiconductors Ronald van Langevelde Philips Research Europe Gennady Gildenblat, Weimin Wu, Xin Li, Amit Jha,
More information