Methodology for Bipolar Model Parameter Extraction. Tzung-Yin Lee and Michael Schröter February 5, TYL/MS 2/5/99, Page 1/34
|
|
- Ashley Williams
- 5 years ago
- Views:
Transcription
1 Methodology for Bipolar Model Parameter Extraction Tzung-Yin Lee and Michael Schröter February 5, 1999 TYL/MS 2/5/99, Page 1/34
2 Outline General Remarks Brief overview of TRADICA Parameter extraction flowchart Process-specific parameter extraction HICUM-specific parameter extraction SGPM-specific parameter extraction Model generation and verification Conclusion TYL/MS 2/5/99, Page 2/34
3 General Remarks Objectives - Concurrent engineering requires physics-based and predictive modeling strategy - Generation of scalable models Single transistor fitting - relies on a golden wafer which is typically very difficult to obtain, or is simply not available. - often results in unrealistic/nonphysical parameter values. - can only produce the simple equivalent circuit shown to the right due to lack of sufficient geometry related information. - usually provides a library with a very limited number of transistors, unless time and resource are unlimited. B C BCx r B i BC B i BE E E r E C BC C je C de C r CX i T C TYL/MS 2/5/99, Page 3/34
4 General Remarks (cont.) A process-based scalable approach - enables extraction of an accurate physics-based equivalent circuit (see fig. below) with a realistic representation of parasitic components. - maintains physical values of extracted parameters, therefore enabling later shift on the extracted parameters in accordance to process changes as well as statistical variation. - enables efficient model generation of transistors with different configurations. The process-based scalable methodology described in this presentation has been implemented as a Matlab toolbox called Bipax and used for production parameter extraction. B C BCx C BCx r Bx C js i SC i TS r Su C Eox C ds B* C jep i BEt C rbi r Bi C Su i BCi B i BEi E r E E S C BCi C jei i AVL C de C r CX i T T C P R th C th TYL/MS 2/5/99, Page 4/34
5 Brief overview of TRADICA - Model generation While initially being developed as a transistor dimensioning tool, TRADICA can also be used as a model generation and prediction tool [1]. TRADICA takes processspecific and modelspecific parameters as well PCM as geometry description to Data generate model parameters for transistors of various configurations, which are Design defined by emitter width Rules and length, number of emitter, base, and collector contacts (stripes), and their spatial arrangement. Process-specific parameters TRADICA Model parameters Model-specific parameters Transistor configurations Given specific parameters extracted from an arbitrary wafer, TRADICA can shift model parameters for wafers subject to various process variations based on respective process control monitor (PCM) data and analytical prediction equations. - Eliminating the need of a golden wafer - Enabling predictive and statistical modeling TYL/MS 2/5/99, Page 5/34
6 TRADICA Geometry Dimensions from Design Rules Base Emitter Base Collector l w b bpo b pm b E b sp silicide b EC b KB b KC b sil w sp n+ p+ poly p+ b SIC w ox w ox w Cx w Ci n-sic n-epi n+ sinker w jbl n+ buried layer b E +b EC b ch TYL/MS 2/5/99, Page 6/34
7 Process-specific parameters r SBi, r Ssp, r Spm, r Sil : pinched-base sheet resistance, base sheet resistance under spacer (link resistance), poly-on-mono sheet resistance, sheet resistance of silicided base. r KB, r KC, r KE, r Sbl : base, collector, emitter contact and buried layer sheet resistance C jei, V DEi, z Ei, α jei, C jep, V DEp, z Ep, α jep : C je related parameters C jci, V DCi, z Ci, V PTCi, C jcb, V DCb, z Cb, V PTCb, C jcp, V DCp, z Cp, V PTCp : C jc related parameters including punch-through voltages. C jsi, V DSi, z Si, C jsp, V DSp, z Sp : C CS related parameters γ C, γ B : Ratio of peripheral component to bottom component of specific collector and base currents δ C : Collector spreading angle Temperature coefficients and bandgap τ p /τ i : Ratio of peripheral component to bottom portion of the low-current transit time τ f. TYL/MS 2/5/99, Page 7/34
8 HICUM-specific parameters c 1, Q p, J ch, h fe, h fc, h jei, h jci : Transfer current parameters including GICCR HBT model extension J BEiS, m BEi, J REiS, m REi, J BCS, m BC : Base current parameters r Ci, V lim, V PT, V CEs : Critical current (I CK ) parameters τ, d τh, τ Bvl : Low-current transit-time parameters τ fe, g τfe : Emitter transit-time parameters τ hcs, α hc : Collector high-current transit-time parameters f AVL, q AVL : Avalanche current parameters J BEtS, α BEt : Tunneling current parameters A F, K F : Flicker noise parameters R th, C th : Parameters for self-heating α IT, α QF : Parameters for modeling NQS effect TYL/MS 2/5/99, Page 8/34
9 SGPM-specific parameters JS, NF, BF: Collector current and current gain parameters VAF, VAR: Early voltages JKF: Knee current density JSE, NSE: Base recombination current parameters TF, XTF, VTF, ITF: Transit-time/f T parameters apo, JRB: Parameters for modeling the internal base resistance EG: Bandgap AF, KF: Flicker noise parameters PTF: Excess phase (non-quasi-static effect in transfer current) TYL/MS 2/5/99, Page 9/34
10 Process control monitors for predictive modeling Except δb E and δw C all the parameters listed here are the percentage changes relative to their values in the base-line process. δb E : emitter width change [µm] δr Sbi : internal base sheet resistance change [%] δρ Ci : internal collector sheet resistance change [%] δn Cx : external collector doping change [%] δw C : internal collector thickness change [µm] δr Spm : poly-on-mono sheet resistance change [%] δr Sbl : buried-layer sheet resistance change [%] δr E : emitter resistance change [%] δρ su : substrate sheet resistance change [%] TYL/MS 2/5/99, Page 1/34
11 Bipolar Parameter Extraction Flowchart Preparation & Measurements Extraction of Process-specific param Extraction of HICUM transit time param Extraction of HICUM DC param Extraction of SGPM param Model generation, e.g. Library Verification of DC and f T characteristics and spot-freq y-parameters - Collect design rules - Collect SEM/TEM pictures - Perform Measurements - Extraction of resistance and capacitance related parameters - Check scaling - Determine collector spreading angle - Extraction of transit time parameters - Extraction of HICUM collector and base current related parameters - Extraction of SGPM collector and base current related parameters - Optimization to obtain f T related parameters - Use TRADICA to generate model parameters - Tune extrinsic base resistance - Tune transit time parameters (on transistors with different configurations simultaneously) Verification of frequency sweep y-parameters Verification of high-freq noise and distortion - Tune NQS parameters: excess phase... (on transistors with different configurations simultaneously) - Check RF related performance (on transistors with different configurations simultaneously) TYL/MS 2/5/99, Page 11/34
12 Process-specific parameter extraction - Base silicide and poly sheet resistance Use two 3- (or 4-) terminal contact chain structures with different lengths, l 1 and l 2. short structure A long structure A Correct current spreading by subtracting current of short structure from that of long one. Obtain corrected resistance between terminals A and B, R AB, and terminals B and C, R BC B l 1 l 2 b sil B b sil b pm1 b sil b sil b pm2 A B C TYL/MS 2/5/99, Page 12/34
13 Process-specific parameter extraction - Base silicide and poly sheet resistance (cont.) Calculate the base poly sheet resistance as = l and silicide sheet resistance as l, where = is the length difference of the long and short structures. 2b pm2 R BC r pm l r Ssil = l l b 2 l 1 sil R BC R AB r pm 2( b pm2 b pm1 ) A similar structure with b pm = can be used to extract the specific base contact resistance (and the silicide sheet resistance). TYL/MS 2/5/99, Page 13/34
14 Process-specific parameter extraction - Collector contactsinker resistance and buried-layer sheet resistance Use two 4-terminal collector contact chain structures with different lengths, l 1 and l 2. Correct current spreading by subtracting current of short structure from that of long one. short structure long structure 4-terminal collector contact chain structure A B C D collector Oxide contact n n+ Sinker b 2 b 1 Buried layer TYL/MS 2/5/99, Page 14/34
15 Process-specific parameter extraction - Collector contactsinker resistance and buried-layer sheet resistance (cont.) Force current through terminals A and D, measure voltage at B and C, resulting in AD resistance, that contains no contact and sinker contribution. Buried layer sheet resistance is then = ( ). Measure resistance directly between B and C giving. The combined specific contact-sinker resistance is then = ( b KC l) in [ Ω µm 2 ]. R BC r Sbl AD R BC l b1 R BC = AD R BC + 2RKC AD R BC R BC r KC 2 TYL/MS 2/5/99, Page 15/34
16 Process-specific parameter extraction - Base pinch resistance Use enclosed structures to ensure current flowing under the emitter [2]-[5]. Emitter By using two structures with different lengths (l E ), the corner and fore-side current crowding can be canceled ( = ). l l E2 l E1 Base Base Base l E Measure bias-dependent total resistance R for test structures with various emitter widths (b E ). b E Base Emitter Base Collector Buried layer TYL/MS 2/5/99, Page 16/34
17 Process-specific parameter extraction - Base pinch resistance (cont.) Extract the bias-dependent base sheet resistance values from the slopes of the fitted lines at different V BE. The external base link resistance can be determined from the extrapolated value,, where R KB, R bx = R KB + R sil + R pm + R link R sil, R pm, and R link are the base contact, silicide, poly-on-mono, and link resistance, respectively. rsb (ohm) The extrapolation of total base resistance 15 Jan BE/dLE 5 Bias dependence of Rsbi and Rsbx 4 rsbi, rsbx (ohm) 3 2 ratio= VBE (V) TYL/MS 2/5/99, Page 17/34
18 Process-specific parameter extraction - Emitter contact resistance Extract the emitter series and thermal resistance for transistors of various sizes using the simultaneous r E -R TH extraction method [6]. Plot r E vs. 1/A E to obtain the specific emitter contact resistance (in [ Ω µm 2 ] ) from the slope. Emitter resistance can also be extracted using the modified opencollector method [7], in which selfheating effect is insignificant. RE (ohm) /prj/rfbipolar/b25/b69223/w12/3v/d3: r E = [Ohm*um 2 ] Simultaneous r E -r TH extraction r E vs. 1/A E RE vs T=25., 75., /AE (1/um 2 ) R th vs. 1/A BC Rth vs T=25., 75., 125. Rth ( o C/W) /ABC (1/um 2 ) TYL/MS 2/5/99, Page 18/34
19 Process-specific parameter extraction - C je and C EOX Components to be considered: C jei A E, C jep P E, and C EOX P E, i.e. = + + C BE A E C jei P E ( C jep C EOX ) Measured test structures: a large area transistor, measured with CV meter, and several long-stripe transistors with different P/A ratios, measured with s-parameter technique. Obtain C jei for each bias from the zero x-axis intercept and C jep from the slope. Optimization to obtain the corresponding parameters. C BE [F] C jep [F] C jei [F] 1.5 x 1 14 Bottom peripheral separation of C BE P E /A E 6 x V BE [V] 1.5 x V BE [V] TYL/MS 2/5/99, Page 19/34
20 Process-specific parameter extraction - C jc and C COX Components to be considered: C jci A BC, C jcp P BC, and C COX P BC, i.e. = + + C BC A BC C jci P BC ( C jcp C COX ) Measured test structures: a large area transistor, measured with CV meter, and several long-stripe transistors with different P/A ratios, measured with s-parameter technique. Obtain C jci for each bias from the zero x-axis intercept and C jcp from the slope. Optimization to get the corresponding parameters. C BC [F] C jci [F] C jci [F] x 1 15 Bottom peripheral separation of C BC P BC /A BC x V BC [V] 6 x V BC [V] TYL/MS 2/5/99, Page 2/34
21 Process-specific parameter extraction - C CS Components to be considered: and, i.e. Measured test structures: a large area transistor, measured with CV meter, and several long-stripe transistors with different P/A ratios, measured with spotfrequency s-parameter technique. Obtain C jsi for each bias from the zero x-axis intercept and C jsp from the slope. Note that P CS can be larger than the value from design rules (or mask) due to additional contributions at the perimeter (depending on process). Optimization to obtain the corresponding parameters. C jsi A CS C jsp P CS C CS = A CS C jsi + P CS C jsp TYL/MS 2/5/99, Page 21/34
22 Extraction of transit-time from f T Extract τ f from f T [8] 2 1/2πf T vs. 1/I C Plot 1/(2πf T ) versus 1/I C. Extract low current τ f, τ f, from the intercept of the straight lines at low current with y axis and applying 1 τ f = ( R 2π f CX + R E )C C CB T g m τ f., giving Obtain τ f at high current densities from the difference between the straight lines and 1/(2πf T ) data. Then the transit-time as a function of I C and V CE can be obtained as τ f ( I C, V CE ) = τ f + τ f ( I C, V CE ). 1/2πf T [ps] τ F [ps] /I [1/mA] C τ f τ f τ f 5 τ f I [ma] C TYL/MS 2/5/99, Page 22/34
23 HICUM-specific parameter extraction - Transit-time Extract τ f vs. V CE from low-current τ f. (cf. next page) Extract I CK vs. V CE from, e.g., τ f inflection points [9]. τ F [ps] τ F vs J C, AE=.45um x 14.um I CK I C /AE [ma/um 2 ] 3 f T vs J C, AE=.45um x 14.um 25 2 f T [GHz] I C /AE [ma/um 2 ] TYL/MS 2/5/99, Page 23/34
24 HICUM-specific parameter extraction (cont.) - Lowcurrent transit-time parameters Low-current transit-time τ f parameters (τ, d τh, and τ bvl ) are obtained through optimization of the τ f vs. V CE curve. Geometry scaling of τ f is realized through the ratio of peripheral component to bottom portion of the low-current transit time τ f, τ p /τ i [1]. τ F [ps] Fitting of τ f τ F vs V CEi, AE=.42um x 14.4um w12/3v/d3/ 16 Dec V [V] CEi TYL/MS 2/5/99, Page 24/34
25 HICUM-specific parameter extraction (cont.) - Critical current I CK and high-current transit-time parameters I CK parameters (r Ci, V lim, V PT, and V CEs ) are obtained through optimization of the I CK vs. V CE curve. Geometry scaling of I CK is realized through the collector spreading angle δ C. δ C can be obtained by comparing the I CK values extracted from transistors with different emitter sizes at a given V CE [1]. Then perform optimization to obtain high-current transit time parameters (τ Ef, g τfe, τ hcs, α hc ). I CK [A] Fitting of I CK ICK fit V [V] CEi TYL/MS 2/5/99, Page 25/34
26 HICUM-specific parameter extraction - DC characteristics parameters Extract Q p from r Sbi vs. bias Extract c1 at low collector current density (e.g. VBE=.6...7V), where the influence of series resistance is negligible. Extract I ch from high collector current Extract I BEi and m BEi from medium base current Extract I REi and m REi from very low base current region Extract h jci from forward Early effect Geometry scaling is realized through γ C and γ B (ratio of peripheral component to bottom component of specific collector and base currents) J C, J B [ma/um 2 ] J C /J B Gummel plot V BE (V) Current gain I C /I B J [ma/um 2 ] C TYL/MS 2/5/99, Page 26/34
27 SGPM-specific parameter extraction - DC and Transittime parameters Because SGPM couples f T characteristics with intrinsic current-voltage characteristics, transport parameters need to be extracted first. Extraction of SGPM transport parameters is similar to that of HICUM. SGPM f T parameters TF, XTF, VTF, and ITF are obtained from optimization, which is often a lengthy process. Geometry scaling is realized through γ C and γ B (ratio of peripheral component to bottom component of specific collector and base currents) and δ C (collector spreading angle). TYL/MS 2/5/99, Page 27/34
28 Model verification Model verification is performed simultaneously on transistors with different configurations to confirm the accuracy of the scalable model generation. Model verification can also be used to tune parameters which can not be precisely determined from previous steps (e.g. parameters for NQS effect). For design of RF applications, verification of a model should include - DC characteristics: Gummel plot, transconductance g m, output conductance g o. -f T vs. J C at different V CE - freq=constant vs. J C at different V CE - y-parameters vs. frequency for different bias conditions - Temperature dependence - Noise (low and high frequencies) - Distortion A process-based scalable parameter extraction methodology and its result when applied to industrial high-speed bipolar process are presented. For more results please refer to the material presented to the Compact Model Council CMC on Dec. 1, 1998 [11]. TYL/MS 2/5/99, Page 28/34
29 HICUM - DC Verification J C, J B [ma/um 2 ] Gummel plot G m V BC =, -1, -2 V G m [ms/um 2 ] V BC =, -1, -2 V V BE (V) J C [ma/um 2 ] J C [ma/um 2 ] J C vs V CE plot I B =4, 8, 12, 16, 2 µa V CE [V] 5 G m /I C 12 Current gain 1 G O (di C /dv CE ) G m /J C [1/V] J C /J B V BC =, -1, -2 V G O [ms/um 2 ] I B =4, 8, 12, 16, 2 µa 1 V BC =, -1, -2 V J [ma/um 2 ] C 1 J [ma/um 2 ] C V (V) CE TYL/MS 2/5/99, Page 29/34
30 HICUM - f T verification Model verification hic@ft HICUM f 3V/d3/Q T characteristics p 4x14 (16 Dec 1998) A E =.4µmx14µm Model verification hic@ft HICUM f 3V/d3/Q 1 p1x14 T characteristics (16 Dec 1998) A E =1.1µmx14µm f T f T VCE=.5,.8, 1.5, 3. V 25 VCE=.5,.8, 1.5, 3. V f T [GHz] f T [GHz] J C [ma/um 2 ] J C [ma/um 2 ] τ f τ f τ f [ps] 15 τ f [ps] J [ma/um 2 ] C J [ma/um 2 ] C TYL/MS 2/5/99, Page 3/34
31 HICUM: Spot-frequency y-parameters vs. freq=1.ghz Re(y11) [ma/v] 3V/d3/Q p 4x14 (16 Dec 1998) V CE =.5,.8, 1.5, 3. V 1 2 Re( y12) [ma/v] 1 2 Re(y21) [ma/v] Re(y22) [ma/v] J [ma/um 2 ] C J [ma/um 2 ] C J [ma/um 2 ] C J [ma/um 2 ] C 1 1 Im(y11) [ma/v] 1 Im( y12) [ma/v] 1 2 Im(y21) [ma/v] 1 1 Im(y22) [ma/v] J [ma/um 2 ] C J [ma/um 2 ] C J [ma/um 2 ] C J [ma/um 2 ] C TYL/MS 2/5/99, Page 31/34
32 HICUM: Frequency-sweep y-parameter verification /prj/rfbipolar/b25/b69223/w12/3v/d3 hic V BE =.86V V CE =.8V J C =.11549mA/um 2 J B =.8423mA/um Re(y11) [A/V] 1 8 Re(y12) [A/V] 1 1 Re(y21) [A/V] 1 2 Re(y22) [A/V] Freq [Hz] Freq [Hz] Freq [Hz] Freq [Hz].15 Im(y11) [A/V] x Im(y12) [A/V] 1 3 Im(y21) [A/V] 8 x Im(y22) [A/V] Freq [Hz] Freq [Hz] Freq [Hz] Freq [Hz] TYL/MS 2/5/99, Page 32/34
33 HICUM: Frequency-sweep s-parameter verification j V BE =.86V V CE =.8V J C =.11549mA/um 2 J B =.8423mA/um 2 1 Re(s11) [ ].2 Re(s12) [ ] 1 Re(s21) [ ] 1 Re(s22) [ ] Freq [Hz] Freq [Hz] Freq [Hz] Freq [Hz] Im(s11) [ ] Im(s12) [ ] 2 Im(s21) [ ] Im(s22) [ ] Freq [Hz] Freq [Hz] Freq [Hz] Freq [Hz] TYL/MS 2/5/99, Page 33/34
34 References [1]. M. schroter, H.-M. Rein, W. Rabe, R. Reimjann, A. Wassener, and A. Koldehoff, Physics- and process-based bipolar transistor modeling for integrated circuit design, to be published in IEEE J. Solid-State Circuits. [2]. H.-M Rein and M. Schroter, Experimental determination of the internal base resistance of bipolar transistors under forward-bias conditions, Solid-State Electron., Vol. 34, p , [3]. M. Schroter, Simulation and modeling of the low-frequency base resistance of bipolar transistors in dependence on current and geometry, IEEE Trans. on Electron Dev., Vol. 38, p , [4]. M. Schroter, Modeling of the low-frequency base resistance of single base contact bipolar transistors, IEEE Trans. on Electron Dev., Vol. 39, p , [5]. H.-M. Rein and M. Schroter, Base spreading resistance of square emitter transistors and its dependence on current crowding, IEEE Trans. on Electron Dev., Vol. 36, p , [6]. H. Tran, M. Schroter, D. J. Walkey, D. Marchesan, and T. J. Smy, Simultaneous extraction of thermal and emitter series resistance in bipolar transistors, p , 1997 BCTM. [7]. R. Gabl and M. Reisch, Emitter series resistance from open-collector measurements - influence of the collector region and the substrate pnp transistor, IEEE Trans. on Electron Dev., p , Vol. 45, No. 12, Dec [8]. H.-M Rein, Proper choice of the measuring frequency for determining f T of bipolar transistors, Solid-State Electronics, Vol. 26, p and p. 929, 1983 [9]. M. Schroter and T.-Y. Lee, Physics-based minority charge and transit time modeling for bipolar transistors, IEEE Trans. on Electron Dev., p.288-3, Vol. 46, No. 2, Dec [1]. M. Schroter and D. J. Walkey, Physical modeling of lateral scaling in bipolar transistors, IEEE J. Solid-State Circuits, Vol. 31, p , 1996, and Vol. 32, p.171, 1998 [11]. M. Schroter and T.-Y. Lee, HICUM: A Physical-Based Scalable Compact Bipolar Transistor Model, Presentation to the Compact Model Council, Dec. 1, TYL/MS 2/5/99, Page 34/34
HICUM Parameter Extraction Methodology for a Single Transistor Geometry
HICUM Parameter Extraction Methodology for a Single Transistor Geometry D. Berger, D. Céli, M. Schröter 2, M. Malorny 2, T. Zimmer 3, B. Ardouin 3 STMicroelectronics,, France 2 Chair for Electron Devices
More information2 nd International HICUM user s meeting
2 nd International HICUM user s meeting Monterey, September 22 D. Berger, D. Céli, T. Burdeau STMicroelectronics,, France esults HICUM status in ST Implementation of HICUM model equation in an in-house
More informationHICUM / L2. A geometry scalable physics-based compact bipolar. transistor model
HICUM HICUM / L2 A geometry scalable physics-based compact bipolar transistor model M. Schroter, A. Pawlak, A. Mukherjee Documentation of model version 2.32 August, 2013 M. Schroter 16/5/14 1 HICUM List
More informationModeling high-speed SiGe-HBTs with HICUM/L2 v2.31
Modeling high-speed SiGe-HBTs with HICUM/L2 v2.31 A. Pawlak, M. Schroter, A. Mukherjee, J. Krause Chair for Electron Devices and Integrated Circuits (CEDIC) Technische Universität Dresden, Germany pawlak@iee.et.tu-dresden.de,
More informationHICUM release status and development update L2 and L0
HICUM release status and development update L2 and L0 M. Schröter, A. Pawlak 17th HICUM Workshop Munich, Germany May 29th, 2017 Contents HICUM/L2 in a nutshell Release of HICUM/L2 version 2.4.0 Strong
More informationA Novel Method for Transit Time Parameter Extraction. Taking into Account the Coupling Between DC and AC Characteristics
A Novel Method for Transit Time Parameter Extraction Taking into Account the Coupling Between DC and AC Characteristics Dominique BEGE and Didier CELI STMicroelectronics, 850, rue jean Monnet F-38926 Cedex
More informationNon-standard geometry scaling effects
Non-standard geometry scaling effects S. Lehmann 1), M. Schröter 1),2), J. Krause 1), A. Pawlak 1) 1) Chair for Electron Devices and Integr. Circuits, Univ. of Technol. Dresden, Germany 2) ECE Dept., University
More informationAccurate transit time determination and. transfer current parameter extraction
Accurate transit time determination and transfer current parameter extraction T. Rosenbaum, A. Pawlak, J. Krause, M. Schröter Chair for Electron Devices and Integrated Circuits (CEDIC) University of Technology
More informationWorking Group Bipolar (Tr..)
Department of Electrical Engineering and Information Technology Institute of Circuits and Systems Chair for Electron Devices and Integrated Circuits Working Group Bipolar (Tr..) I T parameter extraction
More informationAbout Modeling the Reverse Early Effect in HICUM Level 0
About Modeling the Reverse Early Effect in HICUM Level 0 6 th European HICUM Workshop, June 12-13, 2006, Heilbronn Didier CELI, STMicroelectronics 1/21 D. Céli Purpose According to the bipolar models,
More informationA new transit time extraction algorithm based on matrix deembedding techniques
27 A new transit time extraction algorithm based on matrix deembedding techniques C. Raya, N. Kauffmann, D. Celi, T. Zimmer State of art Method Result Introduction T F importance: - T F physical information
More informationInvestigation of New Bipolar Geometry Scaling Laws
Investigation of New Bipolar Geometry Scaling Laws D. CELI 20 th Bipolar Arbeitskreis Munich, October 2007 Purpose Robust and high-performance RF circuit design need optimization of transistors. Therefore
More informationStatus of HICUM/L2 Model
Status of HICUM/L2 Model A. Pawlak 1), M. Schröter 1),2), A. Mukherjee 1) 1) CEDIC, University of Technology Dresden, Germany 2) Dept. of Electrical and Computer Engin., University of Calif. at San Diego,
More informationRegional Approach Methods for SiGe HBT compact modeling
Regional Approach Methods for SiGe HBT compact modeling M. Schroter 1),2) and H. Tran 2) 1) ECE Dept., University of California San Diego, La Jolla, CA, USA 2) Chair for Electron Devices and Integr. Circuits,
More informationMEXTRAM (level 504) the Philips model for bipolar transistors
MEXTRAM (level 504) the Philips model for bipolar transistors Jeroen Paasschens, Willy Kloosterman, Ramses van der Toorn FSA modeling workshop 2002 Philips Electronics N.V. 2002 apple PHILIPS Philips Research
More informationNonlinear distortion in mm-wave SiGe HBTs: modeling and measurements
Nonlinear distortion in mm-wave SiGe HBTs: modeling and measurements P. Sakalas $,#, A. Pawlak $, M. Schroter $ $ CEDIC, Technische Universität Dresden, Mommsenstrasse 13, Germany # FRLab. Semiconductor
More informationHICUM/L2 version 2.21: Release Notes
HICUM/L2 version 2.21: Release Notes Chair for Electron Devices & Integrated Circuits (CEDIC) University of Technology Dresden, Germany M. Schroter and A. Chakravorty mschroter@ieee.org http://www.iee.et.tu-dresden.de/iee/eb/
More informationCharge-storage related parameter calculation for Si and SiGe bipolar transistors from device simulation
Charge-storage related parameter calculation for Si and SiGe bipolar transistors from device simulation M. Schroter ),) and H. Tran ) ) ECE Dept., University of California San Diego, La Jolla, CA, USA
More informationHICUM/L2 version 2.2: Summary of extensions and changes
HICUM/L2 version 2.2: Summary of extensions and changes M. Schroter Chair for Electron Devices & Integrated Circuits Dept. of Electrical and Computer Engineering (CEDIC) University of Technology Dresden,
More informationBreakdown mechanisms in advanced SiGe HBTs: scaling and TCAD calibration
Breakdown mechanisms in advanced SiGe HBTs: scaling and TCAD calibration T. Rosenbaum 1,2,3, D. Céli 1, M. Schröter 2, C. Maneux 3 Bipolar ArbeitsKreis Unterpremstätten, Austria, November 6, 2015 1 STMicroelectronics,
More informationSemiconductor Device Simulation
motivation and target applications compact model development under conditions relevant for circuit design development of test structures and measurement methods (fast) predicting device performance and
More informationLecture 38 - Bipolar Junction Transistor (cont.) May 9, 2007
6.72J/3.43J - Integrated Microelectronic Devices - Spring 27 Lecture 38-1 Lecture 38 - Bipolar Junction Transistor (cont.) May 9, 27 Contents: 1. Non-ideal effects in BJT in FAR Reading material: del Alamo,
More informationEKV MOS Transistor Modelling & RF Application
HP-RF MOS Modelling Workshop, Munich, February 15-16, 1999 EKV MOS Transistor Modelling & RF Application Matthias Bucher, Wladek Grabinski Electronics Laboratory (LEG) Swiss Federal Institute of Technology,
More informationDevice Physics: The Bipolar Transistor
Monolithic Amplifier Circuits: Device Physics: The Bipolar Transistor Chapter 4 Jón Tómas Guðmundsson tumi@hi.is 2. Week Fall 2010 1 Introduction In analog design the transistors are not simply switches
More informationELEC 3908, Physical Electronics, Lecture 19. BJT Base Resistance and Small Signal Modelling
ELEC 3908, Physical Electronics, Lecture 19 BJT Base Resistance and Small Signal Modelling Lecture Outline Lecture 17 derived static (dc) injection model to predict dc currents from terminal voltages This
More informationTCAD setup for an advanced SiGe HBT technology applied to the HS, MV and HV transistor versions
TCAD setup for an advanced SiGe HBT technology applied to the HS, MV and HV transistor versions T. Rosenbaum 1,2,3, D. Céli 1, M. Schröter 2, C. Maneux 3 Bipolar ArbeitsKreis München, Germany, November
More information1 Introduction -1- C continuous (smooth) modeling
1 Introduction For over 0 years the SPICE Gummel-Poon (SGP) model (Gummel, 1970; Nagel, 1975) has been the IC industry standard for circuit simulation for bipolar junction transistors (BJTs). This is a
More informationVBIC Fundamentals. Colin McAndrew. Motorola, Inc East Elliot Rd. MD EL-701 Tempe, AZ USA 1 VBIC
VBIC Fundamentals Colin McAndrew Motorola, Inc. 2100 East Elliot Rd. MD EL-701 Tempe, AZ 85284 USA 1 VBIC Outline History Review of VBIC model improvements over SGP model formulation observations and comments
More informationBipolar Junction Transistor (BJT) Model. Model Kind. Model Sub-Kind. SPICE Prefix. SPICE Netlist Template Format
Bipolar Junction Transistor (BJT) Model Old Content - visit altiumcom/documentation Modified by Admin on Sep 13, 2017 Model Kind Transistor Model Sub-Kind BJT SPICE Prefix Q SPICE Netlist Template Format
More informationBIPOLAR JUNCTION TRANSISTOR MODELING
BIPOLAR JUNCTION TRANSISTOR MODELING Introduction Operating Modes of the Bipolar Transistor The Equivalent Schematic and the Formulas of the SPICE Gummel-Poon Model A Listing of the Gummel-Poon Parameters
More informationECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution
ECE-342 Test 3: Nov 30, 2010 6:00-8:00, Closed Book Name : Solution All solutions must provide units as appropriate. Unless otherwise stated, assume T = 300 K. 1. (25 pts) Consider the amplifier shown
More informationVBIC. SPICE Gummel-Poon. (Bipolar Junction Transistor, BJT) Gummel Poon. BJT (parasitic transistor) (avalance mutliplication) (self-heating)
page 4 VBC SPCE Gummel-Poon (Bipolar Junction Transistor, BJT) 1970 Gummel Poon GP BJT (parasitic transistor) (avalance mutliplication) (self-heating) (qusai-saturation) Early GP BJT (Heter-junction Bipolar
More informationFinal Examination EE 130 December 16, 1997 Time allotted: 180 minutes
Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2
More informationThe Mextram Bipolar Transistor Model
Date of issue: March 12, 2012 The Mextram Bipolar Transistor Model level 504.10.1 R. van der Toorn, J.C.J. Paasschens, and W.J. Kloosterman Mextram definition document NXP Semiconductors March 12, 2012
More informationChapter 13 Small-Signal Modeling and Linear Amplification
Chapter 13 Small-Signal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 13-1 Chapter Goals Understanding of concepts related to: Transistors
More informationDigital Integrated CircuitDesign
Digital Integrated CircuitDesign Lecture 5a Bipolar Transistor Dep. Region Neutral Base n(0) b B C n b0 P C0 P e0 P C xn 0 xp 0 x n(w) b W B Adib Abrishamifar EE Department IUST Contents Bipolar Transistor
More informationDidier CELI, 22 nd Bipolar Arbeitskreis, Würzburg, October 2009
HICUM/L0 v1.2: Application to Millimeter Wave Devices Didier CELI, 22 nd Bipolar Arbeitskreis, Würzburg, October 2009 Outline Purpose ariation of reverse Early effect with the evolution of technologies
More informationBipolar Junction Transistor (BJT) - Introduction
Bipolar Junction Transistor (BJT) - Introduction It was found in 1948 at the Bell Telephone Laboratories. It is a three terminal device and has three semiconductor regions. It can be used in signal amplification
More informationDATA SHEET. PRF957 UHF wideband transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Mar 01.
DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D1 Supersedes data of 1999 Mar 1 1999 Jul 3 FEATURES PINNING Small size Low noise Low distortion High gain Gold metallization ensures excellent reliability.
More informationAppendix 1: List of symbols
Appendix 1: List of symbols Symbol Description MKS Units a Acceleration m/s 2 a 0 Bohr radius m A Area m 2 A* Richardson constant m/s A C Collector area m 2 A E Emitter area m 2 b Bimolecular recombination
More informationBFR93A. NPN Silicon RF Transistor. For low-noise, high-gain broadband amplifiers at collector currents from 2 ma to 30 ma
NPN Silicon RF Transistor For lownoise, highgain broadband amplifiers at collector currents from ma to ma VPS5 ESD: Electrostatic discharge sensitive device, observe handling precaution! Type Marking Pin
More informationThe Mextram Bipolar Transistor Model
Date of issue: January 25, 2016 The Mextram Bipolar Transistor Model level 504.12 G. Niu, R. van der Toorn, J.C.J. Paasschens, and W.J. Kloosterman Mextram definition document NXP Semiconductors 2006 Delft
More informationCircle the one best answer for each question. Five points per question.
ID # NAME EE-255 EXAM 3 November 8, 2001 Instructor (circle one) Talavage Gray This exam consists of 16 multiple choice questions and one workout problem. Record all answers to the multiple choice questions
More informationSemiconductor Device Modeling and Characterization EE5342, Lecture 15 -Sp 2002
Semiconductor Device Modeling and Characterization EE5342, Lecture 15 -Sp 2002 Professor Ronald L. Carter ronc@uta.edu http://www.uta.edu/ronc/ L15 05Mar02 1 Charge components in the BJT From Getreau,
More informationThe Devices. Jan M. Rabaey
The Devices Jan M. Rabaey Goal of this chapter Present intuitive understanding of device operation Introduction of basic device equations Introduction of models for manual analysis Introduction of models
More informationLecture 210 Physical Aspects of ICs (12/15/01) Page 210-1
Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1 LECTURE 210 PHYSICAL ASPECTS OF ICs (READING: Text-Sec. 2.5, 2.6, 2.8) INTRODUCTION Objective Illustrate the physical aspects of integrated circuits
More informationID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom
ID # NAME EE-255 EXAM 3 April 7, 1998 Instructor (circle one) Ogborn Lundstrom This exam consists of 20 multiple choice questions. Record all answers on this page, but you must turn in the entire exam.
More informationAssignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.
Page 1 of 3 ELEC 312: ELECTRONICS II : ASSIGNMENT-3 Department of Electrical and Computer Engineering Winter 2012 1. A common-emitter amplifier that can be represented by the following equivalent circuit,
More information6.012 Electronic Devices and Circuits
Page 1 of 1 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.12 Electronic Devices and Circuits Exam No. 1 Wednesday, October 7, 29 7:3 to 9:3
More informationCharacteristics of Active Devices
007/Oct/17 1 haracteristics of Active Devices Review of MOSFET Physics MOS ircuit Applications Review of JT Physics MOS Noise JT Noise MS/RF Technology Roadmap MS MOS 1., 1.0, 0.8µm 0.60, 0.50µm 0.45,
More information6.012 Electronic Devices and Circuits Spring 2005
6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) -OPEN BOOK- Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):
More informationStudent Number: CARLETON UNIVERSITY SELECTED FINAL EXAMINATION QUESTIONS
Name: CARLETON UNIVERSITY SELECTE FINAL EXAMINATION QUESTIONS URATION: 6 HOURS epartment Name & Course Number: ELEC 3908 Course Instructors: S. P. McGarry Authorized Memoranda: Non-programmable calculators
More informationOperation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS
Operation and Modeling of The MOS Transistor Second Edition Yannis Tsividis Columbia University New York Oxford OXFORD UNIVERSITY PRESS CONTENTS Chapter 1 l.l 1.2 1.3 1.4 1.5 1.6 1.7 Chapter 2 2.1 2.2
More informationEE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR
EE 23 Lecture 3 THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR Quiz 3 Determine I X. Assume W=u, L=2u, V T =V, uc OX = - 4 A/V 2, λ= And the number is? 3 8 5 2? 6 4 9 7 Quiz 3
More informationCharge-Storage Elements: Base-Charging Capacitance C b
Charge-Storage Elements: Base-Charging Capacitance C b * Minority electrons are stored in the base -- this charge q NB is a function of the base-emitter voltage * base is still neutral... majority carriers
More informationThe PSP compact MOSFET model An update
The PSP compact MOSFET model An update Gert-Jan Smit, Andries Scholten, D.B.M. Klaassen NXP Semiconductors Ronald van Langevelde Philips Research Europe Gennady Gildenblat, Weimin Wu, Xin Li, Amit Jha,
More informationDecemb er 20, Final Exam
Fall 2002 6.720J/3.43J Integrated Microelectronic Devices Prof. J. A. del Alamo Decemb er 20, 2002 - Final Exam Name: General guidelines (please read carefully b efore starting): Make sure to write your
More informationBFP196W. NPN Silicon RF Transistor*
NPN Silicon RF Transistor* For low noise, low distortion broadband amplifiers in antenna and telecommunications systems up to 1.5 GHz at collector currents from 20 ma to 80 ma Power amplifier for DECT
More informationType Marking Pin Configuration Package BFR92P GFs 1=B 2=E 3=C SOT23
NPN Silicon RF Transistor* For broadband amplifiers up to GHz and fast nonsaturated switches at collector currents from 0.5 ma to 0 ma Complementary type: BFT9 (PNP) * Short term description ESD (Electrostatic
More informationfigure shows a pnp transistor biased to operate in the active mode
Lecture 10b EE-215 Electronic Devices and Circuits Asst Prof Muhammad Anis Chaudhary BJT: Device Structure and Physical Operation The pnp Transistor figure shows a pnp transistor biased to operate in the
More informationForward-Active Terminal Currents
Forward-Active Terminal Currents Collector current: (electron diffusion current density) x (emitter area) diff J n AE qd n n po A E V E V th ------------------------------ e W (why minus sign? is by def.
More informationECE-342 Test 2 Solutions, Nov 4, :00-8:00pm, Closed Book (one page of notes allowed)
ECE-342 Test 2 Solutions, Nov 4, 2008 6:00-8:00pm, Closed Book (one page of notes allowed) Please use the following physical constants in your calculations: Boltzmann s Constant: Electron Charge: Free
More informationCHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS
98 CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS In this chapter, the effect of gate electrode work function variation on DC
More informationSpring Semester 2012 Final Exam
Spring Semester 2012 Final Exam Note: Show your work, underline results, and always show units. Official exam time: 2.0 hours; an extension of at least 1.0 hour will be granted to anyone. Materials parameters
More informationPCM- and Physics-Based Statistical BJT Modeling Using HICUM and TRADICA
PCM- and Physics-Based Statistical BJT Modeling Using HICUM and TRADICA Wolfgang Kraus Atmel Germany wolfgang.kraus@hno.atmel.com 6th HICUM Workshop, Heilbronn (Germany), June 2006 c WK Jun 12th, 2006
More informationBFP193. NPN Silicon RF Transistor*
NPN Silicon RF Transistor* For low noise, highgain amplifiers up to GHz For linear broadband amplifiers f T = 8 GHz, F = db at 900 MHz * Short term description ESD (Electrostatic discharge) sensitive device,
More informationChapter 2 - DC Biasing - BJTs
Objectives Chapter 2 - DC Biasing - BJTs To Understand: Concept of Operating point and stability Analyzing Various biasing circuits and their comparison with respect to stability BJT A Review Invented
More informationLecture 19 - p-n Junction (cont.) October 18, Ideal p-n junction out of equilibrium (cont.) 2. pn junction diode: parasitics, dynamics
6.720J/3.43J - Integrated Microelectronic Devices - Fall 2002 Lecture 19-1 Lecture 19 - p-n Junction (cont.) October 18, 2002 Contents: 1. Ideal p-n junction out of equilibrium (cont.) 2. pn junction diode:
More informationEE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET
EE 230 Lecture 33 Nonlinear Circuits and Nonlinear Devices Diode BJT MOSFET Review from Last Time: n-channel MOSFET Source Gate L Drain W L EFF Poly Gate oxide n-active p-sub depletion region (electrically
More informationECE-305: Spring 2018 Final Exam Review
C-305: Spring 2018 Final xam Review Pierret, Semiconductor Device Fundamentals (SDF) Chapters 10 and 11 (pp. 371-385, 389-403) Professor Peter Bermel lectrical and Computer ngineering Purdue University,
More informationElectronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices
Electronic Circuits 1 Transistor Devices Contents BJT and FET Characteristics Operations 1 What is a transistor? Three-terminal device whose voltage-current relationship is controlled by a third voltage
More informationMMIX4B22N300 V CES. = 3000V = 22A V CE(sat) 2.7V I C90
Advance Technical Information High Voltage, High Gain BIMOSFET TM Monolithic Bipolar MOS Transistor (Electrically Isolated Tab) C G EC3 Symbol Test Conditions Maximum Ratings G3 C2 G2 E2C V CES = 25 C
More informationTEMPERATURE DEPENDENCE SIMULATION OF THE EMISSION COEFFICIENT VIA EMITTER CAPACITANCE
TEMPERATURE DEPENDENCE SIMULATION OF THE EMISSION COEFFICIENT VIA EMITTER CAPACITANCE R. AMADOR, A. NAGY, M. ALVAREZ, A. POLANCO CENTRO DE INVESTIGACIONES EN MICROELECTRÓNICA, CIUDAD HABANA 10800, CUBA,
More informationChapter 2. Small-Signal Model Parameter Extraction Method
Chapter Sall-Signal Model Paraeter Extraction Method In this chapter, we introduce a new paraeter extraction technique for sall-signal HBT odeling. Figure - shows the sall-signal equivalent circuit of
More informationMOS CAPACITOR AND MOSFET
EE336 Semiconductor Devices 1 MOS CAPACITOR AND MOSFET Dr. Mohammed M. Farag Ideal MOS Capacitor Semiconductor Devices Physics and Technology Chapter 5 EE336 Semiconductor Devices 2 MOS Capacitor Structure
More informationChapter 2. - DC Biasing - BJTs
Chapter 2. - DC Biasing - BJTs Objectives To Understand : Concept of Operating point and stability Analyzing Various biasing circuits and their comparison with respect to stability BJT A Review Invented
More informationSemiconductor Physics Problems 2015
Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible
More information55:041 Electronic Circuits The University of Iowa Fall Exam 2
Exam 2 Name: Score /60 Question 1 One point unless indicated otherwise. 1. An engineer measures the (step response) rise time of an amplifier as t r = 0.35 μs. Estimate the 3 db bandwidth of the amplifier.
More informationECE 497 JS Lecture - 12 Device Technologies
ECE 497 JS Lecture - 12 Device Technologies Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 NMOS Transistor 2 ρ Source channel charge density
More informationESD (Electrostatic discharge) sensitive device, observe handling precaution! Type Marking Pin Configuration Package BFR181 RFs 1=B 2=E 3=C SOT23
NPN Silicon RF Transistor* For low noise, highgain broadband amplifiers at collector currents from 0.5 ma to ma f T = 8 GHz, F = 0.9 db at 900 MHz Pbfree (RoHS compliant) package ) Qualified according
More informationModeling of Devices for Power Amplifier Applications
Modeling of Devices for Power Amplifier Applications David E. Root Masaya Iwamoto John Wood Contributions from Jonathan Scott Alex Cognata Agilent Worldwide Process and Technology Centers Santa Rosa, CA
More informationCMOS Cross Section. EECS240 Spring Today s Lecture. Dimensions. CMOS Process. Devices. Lecture 2: CMOS Technology and Passive Devices
EECS240 Spring 2008 CMOS Cross Section Metal p - substrate p + diffusion Lecture 2: CMOS echnology and Passive Devices Poly n - well n + diffusion Elad Alon Dept. of EECS EECS240 Lecture 2 4 oday s Lecture
More informationTransistor's self-und mutual heating and its impact on circuit performance
Transistor's self-und mutual heating and its impact on circuit performance M. Weiß, S. Fregonese, C. Maneux, T. Zimmer 26 th BipAk, 15 November 2013, Frankfurt Oder, Germany Outline 1. Motivation. Research
More informationInstitute of Solid State Physics. Technische Universität Graz. Exam. Feb 2, 10:00-11:00 P2
Technische Universität Graz nstitute of Solid State Physics Exam Feb 2, 10:00-11:00 P2 Exam Four questions, two from the online list. Calculator is ok. No notes. Explain some concept: (tunnel contact,
More informationBFP193. NPN Silicon RF Transistor* For low noise, high-gain amplifiers up to 2 GHz For linear broadband amplifiers f T = 8 GHz, F = 1 db at 900 MHz
NPN Silicon RF Transistor* For low noise, highgain amplifiers up to GHz For linear broadband amplifiers f T = 8 GHz, F = db at 900 MHz Pbfree (RoHS compliant) package ) Qualified according AEC Q * Short
More informationLecture 35 - Bipolar Junction Transistor (cont.) November 27, Current-voltage characteristics of ideal BJT (cont.)
6.720J/3.43J - Integrated Microelectronic Devices - Fall 2002 Lecture 35-1 Lecture 35 - Bipolar Junction Transistor (cont.) November 27, 2002 Contents: 1. Current-voltage characteristics of ideal BJT (cont.)
More informationSchottky Rectifiers Zheng Yang (ERF 3017,
ECE442 Power Semiconductor Devices and Integrated Circuits Schottky Rectifiers Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Power Schottky Rectifier Structure 2 Metal-Semiconductor Contact The work function
More informationBipolar junction transistor operation and modeling
6.01 - Electronic Devices and Circuits Lecture 8 - Bipolar Junction Transistor Basics - Outline Announcements Handout - Lecture Outline and Summary; Old eam 1's on Stellar First Hour Eam - Oct. 8, 7:30-9:30
More informationESD (Electrostatic discharge) sensitive device, observe handling precaution! Type Marking Pin Configuration Package BFR183W RHs 1=B 2=E 3=C SOT323
NPN Silicon RF Transistor* For low noise, highgain broadband amplifiers at collector currents from ma to 0 ma f T = 8 GHz, F = 0.9 db at 900 MHz Pbfree (RoHS compliant) package ) Qualified according AEC
More information6.012 Electronic Devices and Circuits
Page 1 of 10 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits Exam No. 2 Thursday, November 5, 2009 7:30 to
More informationCHAPTER.4: Transistor at low frequencies
CHAPTER.4: Transistor at low frequencies Introduction Amplification in the AC domain BJT transistor modeling The re Transistor Model The Hybrid equivalent Model Introduction There are three models commonly
More informationEECS240 Spring Today s Lecture. Lecture 2: CMOS Technology and Passive Devices. Lingkai Kong EECS. EE240 CMOS Technology
EECS240 Spring 2013 Lecture 2: CMOS Technology and Passive Devices Lingkai Kong EECS Today s Lecture EE240 CMOS Technology Passive devices Motivation Resistors Capacitors (Inductors) Next time: MOS transistor
More informationHomework Assignment 08
Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance
More informationMMIX4B12N300 V CES = 3000V. = 11A V CE(sat) 3.2V. High Voltage, High Gain BIMOSFET TM Monolithic Bipolar MOS Transistor
High Voltage, High Gain BIMOSFET TM Monolithic Bipolar MOS Transistor Preliminary Technical Information V CES = 3V 11 = 11A V CE(sat) 3.2V C1 C2 (Electrically Isolated Tab) G1 E1C3 G2 E2C G3 G E3E C1 C2
More informationR. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition. Figures for Chapter 6
R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition Figures for Chapter 6 Free electron Conduction band Hole W g W C Forbidden Band or Bandgap W V Electron energy Hole Valence
More informationMidterm I - Solutions
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Spring 2008 Professor Chenming Hu Midterm I - Solutions Name: SID: Grad/Undergrad: Closed
More informationECE 305 Fall Final Exam (Exam 5) Wednesday, December 13, 2017
NAME: PUID: ECE 305 Fall 017 Final Exam (Exam 5) Wednesday, December 13, 017 This is a closed book exam. You may use a calculator and the formula sheet at the end of this exam. Following the ECE policy,
More information55:041 Electronic Circuits The University of Iowa Fall Final Exam
Final Exam Name: Score Max: 135 Question 1 (1 point unless otherwise noted) a. What is the maximum theoretical efficiency for a class-b amplifier? Answer: 78% b. The abbreviation/term ESR is often encountered
More informationBFP196W. NPN Silicon RF Transistor*
NPN Silicon RF Transistor* For low noise, low distortion broadband amplifiers in antenna and telecommunications systems up to 1.5 GHz at collector currents from 20 ma to 80 ma Power amplifier for DECT
More informationLecture 17 - The Bipolar Junction Transistor (I) Forward Active Regime. April 10, 2003
6.012 - Microelectronic Devices and Circuits - Spring 2003 Lecture 17-1 Lecture 17 - The Bipolar Junction Transistor (I) Contents: Forward Active Regime April 10, 2003 1. BJT: structure and basic operation
More information