Status of HICUM/L2 Model

Size: px
Start display at page:

Download "Status of HICUM/L2 Model"

Transcription

1 Status of HICUM/L2 Model A. Pawlak 1), M. Schröter 1),2), A. Mukherjee 1) 1) CEDIC, University of Technology Dresden, Germany 2) Dept. of Electrical and Computer Engin., University of Calif. at San Diego, USA Bipolar Arbeitskreis 2014, Crolles AP, MS 1

2 Overview Overview Verisons of HICUM/L2 several changes in HICUM/L2 with version 2.30 version 2.31, 2.32 and 2.33 with minor changes Summary of changes/additions since HICUM/L2 version 2.30 simpification of lateral NQS modeling new model for correlated noise more flexible R th (T) formulation type flag for npn-transistors calculation of operating point values, added two new values named noise sources physical constants defined in model code bug-fixes / code corrections => details in VA-file header AP, MS 2

3 Overview Lateral NQS effect modeling Goal: improve computational efficiency by simplification AC analysis by using C RBi C RBi = f CRBi ( C jei + C jci + C dei + C dci ) Previous calculation of diffusion capacitances B* R Bi B V RBi C dei dq dei dq = and C jci dci = dv BE V BC dv BC V BE => were using ddx-operator Simplification avoiding ddx operator C dei dq dei di Tf i Tf dq i = = τ f and C jci Tr dci = τ r dv BE V BC dq dei di Tf dv BE V T dv BC V BE V T Use of τ f0 instead of τ f partially compensates for overestimation of g m by ideal value i Tf /V T AP, MS 3

4 Lateral NQS modeling (cont d) Lateral NQS modeling (cont d) Application of simplified model (SiGe HBT with f T = 350 GHz) V BE Strongly reduced code size (ADS): 2.3 MB (v2.30) vs. 0.3 MB(2.31) => Faster compilation and execution of code Note: this change is not backwards compatible AP, MS 4

5 Lateral NQS modeling (cont d) pnp transistor option switching between npn and pnp-type addition of type-flag: 1 => npn (default), -1 => pnp verified DC, AC, transient and noise characteristics AP, MS 5

6 Operating point values in HICUM Operating point variables Name defined in HICUM/L2 manual aligned with SPICE standard reference implementation in vacode Large computational effort in code -> flags available: `ifdef CALC_OP `ifdef OP_STATIC if (analysis("static")) begin: OPERATING_POINT `else begin: OPERATING_POINT `endif for best perfomance: undef. CALC_OP -> no calculations def. OP_STATIC -> no calculation during transient simulations IB IC IS IAVL VBE VBC VCE VSC BETADC GMi GMS RPIi RPIx RMUi RMUx ROi Lateral NQS modeling (cont d) Name CPIi CPIx CMUi CMUx CCS RBI RB RCX RE BETAAC CRBI TF FT TK DTSH AP, MS 6

7 Now operating point values Now operating point values TK: actual device temperature in Kelvin DTSH: temperature increase due to self-heating Increase of ambient temperature TK (K) DTSH (K) Increase of ambient temperature V (V) BE V BE (V) AP, MS 7

8 Physical constants Physical constants Request by simulator vendor to include values of physical constants in model code Advantage no dependence on different values in different simulators => same results of compact model results in all simulators Disadvantage possibly different results for same characteristics (e.g. base current) from different compact models with same formulation and parameters in same simulator due to different values of k B and q Will nevertheless be available in future releases AP, MS 8

9 Feature requests Feature requests Neutral base recombination request for implementation into HICUM/L2 physics-based model equation I NBRS = I NBRS0 [ 1 k b ( c 1) ] with c = C jci0 C jci and a constant k b I B (μa) meas model V CB (V) AP, MS 9

10 Feature requests Improved substrate capacitance modeling Adding a perimeter related substrate capacitance without coupling network attached => directly between external C and S Allow junction (variable) and DTI (constant) capacitance Incorporation into HICUM/L2 no additional node required => simple addition requires bias and temperature dependent capacitances for perimeter junction related component b bl STI n + b.l. C jsb b bl STI n + b.l. b CS SiO 2 C jsp y jbl p - b DTI SiO 2 p + p + Also improves intra-device substate coupling (with proper network added) C jsb C jsp p + AP, MS 10

11 Feature requests Removing the internal HICUM/L2 loop Originally suggested and feasibility demonstrated in [1] Method Adding a volt. source with V=0 in I Tf branch => source current I Tp is a solution variable make Q pt a function of I Tp instead of I T => derivative dq pt /I Tp generated by compiler and present internal loop can be omitted MNA forces I Tp = I Tf => iteration for I Tp during MNA solution implementated in test code to be fully tested for production [1] Z. Huszka, E. Seebacher, "Removing the Internal Iteration Loop from Hicum/L2", 9 th HICUM Workshop, Germany, AP, MS 11

12 Feature requests Implementation results Note: no production implementation, removed ICH and TR Code reduction: 857 kb -> 527 kb (FORTRAN source code) Test case for forward gummel plots at different V BC, (- loop, o - no loop) x I C, I B (A) f T, f max (GHz) V BE (V) I C (A) iterations operations 3 x V (V) BE V (V) BE AP, MS 12

Modeling high-speed SiGe-HBTs with HICUM/L2 v2.31

Modeling high-speed SiGe-HBTs with HICUM/L2 v2.31 Modeling high-speed SiGe-HBTs with HICUM/L2 v2.31 A. Pawlak, M. Schroter, A. Mukherjee, J. Krause Chair for Electron Devices and Integrated Circuits (CEDIC) Technische Universität Dresden, Germany pawlak@iee.et.tu-dresden.de,

More information

Accurate transit time determination and. transfer current parameter extraction

Accurate transit time determination and. transfer current parameter extraction Accurate transit time determination and transfer current parameter extraction T. Rosenbaum, A. Pawlak, J. Krause, M. Schröter Chair for Electron Devices and Integrated Circuits (CEDIC) University of Technology

More information

HICUM release status and development update L2 and L0

HICUM release status and development update L2 and L0 HICUM release status and development update L2 and L0 M. Schröter, A. Pawlak 17th HICUM Workshop Munich, Germany May 29th, 2017 Contents HICUM/L2 in a nutshell Release of HICUM/L2 version 2.4.0 Strong

More information

Working Group Bipolar (Tr..)

Working Group Bipolar (Tr..) Department of Electrical Engineering and Information Technology Institute of Circuits and Systems Chair for Electron Devices and Integrated Circuits Working Group Bipolar (Tr..) I T parameter extraction

More information

About Modeling the Reverse Early Effect in HICUM Level 0

About Modeling the Reverse Early Effect in HICUM Level 0 About Modeling the Reverse Early Effect in HICUM Level 0 6 th European HICUM Workshop, June 12-13, 2006, Heilbronn Didier CELI, STMicroelectronics 1/21 D. Céli Purpose According to the bipolar models,

More information

HICUM / L2. A geometry scalable physics-based compact bipolar. transistor model

HICUM / L2. A geometry scalable physics-based compact bipolar. transistor model HICUM HICUM / L2 A geometry scalable physics-based compact bipolar transistor model M. Schroter, A. Pawlak, A. Mukherjee Documentation of model version 2.32 August, 2013 M. Schroter 16/5/14 1 HICUM List

More information

Runtime Analysis of 4 VA HiCuM Versions with and without Internal Solver

Runtime Analysis of 4 VA HiCuM Versions with and without Internal Solver Runtime Analysis of 4 VA HiCuM Versions with and without Internal Solver Didier Céli, Jean Remy 28 th ArbeitsKreis Bipolar - Letter Session Unterpremstaetten, Austria, November 5/6, 215 dm23a.15 Outline

More information

A Novel Method for Transit Time Parameter Extraction. Taking into Account the Coupling Between DC and AC Characteristics

A Novel Method for Transit Time Parameter Extraction. Taking into Account the Coupling Between DC and AC Characteristics A Novel Method for Transit Time Parameter Extraction Taking into Account the Coupling Between DC and AC Characteristics Dominique BEGE and Didier CELI STMicroelectronics, 850, rue jean Monnet F-38926 Cedex

More information

Regional Approach Methods for SiGe HBT compact modeling

Regional Approach Methods for SiGe HBT compact modeling Regional Approach Methods for SiGe HBT compact modeling M. Schroter 1),2) and H. Tran 2) 1) ECE Dept., University of California San Diego, La Jolla, CA, USA 2) Chair for Electron Devices and Integr. Circuits,

More information

HICUM Parameter Extraction Methodology for a Single Transistor Geometry

HICUM Parameter Extraction Methodology for a Single Transistor Geometry HICUM Parameter Extraction Methodology for a Single Transistor Geometry D. Berger, D. Céli, M. Schröter 2, M. Malorny 2, T. Zimmer 3, B. Ardouin 3 STMicroelectronics,, France 2 Chair for Electron Devices

More information

Non-standard geometry scaling effects

Non-standard geometry scaling effects Non-standard geometry scaling effects S. Lehmann 1), M. Schröter 1),2), J. Krause 1), A. Pawlak 1) 1) Chair for Electron Devices and Integr. Circuits, Univ. of Technol. Dresden, Germany 2) ECE Dept., University

More information

Didier CELI, 22 nd Bipolar Arbeitskreis, Würzburg, October 2009

Didier CELI, 22 nd Bipolar Arbeitskreis, Würzburg, October 2009 HICUM/L0 v1.2: Application to Millimeter Wave Devices Didier CELI, 22 nd Bipolar Arbeitskreis, Würzburg, October 2009 Outline Purpose ariation of reverse Early effect with the evolution of technologies

More information

Charge-storage related parameter calculation for Si and SiGe bipolar transistors from device simulation

Charge-storage related parameter calculation for Si and SiGe bipolar transistors from device simulation Charge-storage related parameter calculation for Si and SiGe bipolar transistors from device simulation M. Schroter ),) and H. Tran ) ) ECE Dept., University of California San Diego, La Jolla, CA, USA

More information

Breakdown mechanisms in advanced SiGe HBTs: scaling and TCAD calibration

Breakdown mechanisms in advanced SiGe HBTs: scaling and TCAD calibration Breakdown mechanisms in advanced SiGe HBTs: scaling and TCAD calibration T. Rosenbaum 1,2,3, D. Céli 1, M. Schröter 2, C. Maneux 3 Bipolar ArbeitsKreis Unterpremstätten, Austria, November 6, 2015 1 STMicroelectronics,

More information

Investigation of New Bipolar Geometry Scaling Laws

Investigation of New Bipolar Geometry Scaling Laws Investigation of New Bipolar Geometry Scaling Laws D. CELI 20 th Bipolar Arbeitskreis Munich, October 2007 Purpose Robust and high-performance RF circuit design need optimization of transistors. Therefore

More information

2 nd International HICUM user s meeting

2 nd International HICUM user s meeting 2 nd International HICUM user s meeting Monterey, September 22 D. Berger, D. Céli, T. Burdeau STMicroelectronics,, France esults HICUM status in ST Implementation of HICUM model equation in an in-house

More information

A new transit time extraction algorithm based on matrix deembedding techniques

A new transit time extraction algorithm based on matrix deembedding techniques 27 A new transit time extraction algorithm based on matrix deembedding techniques C. Raya, N. Kauffmann, D. Celi, T. Zimmer State of art Method Result Introduction T F importance: - T F physical information

More information

Nonlinear distortion in mm-wave SiGe HBTs: modeling and measurements

Nonlinear distortion in mm-wave SiGe HBTs: modeling and measurements Nonlinear distortion in mm-wave SiGe HBTs: modeling and measurements P. Sakalas $,#, A. Pawlak $, M. Schroter $ $ CEDIC, Technische Universität Dresden, Mommsenstrasse 13, Germany # FRLab. Semiconductor

More information

TCAD setup for an advanced SiGe HBT technology applied to the HS, MV and HV transistor versions

TCAD setup for an advanced SiGe HBT technology applied to the HS, MV and HV transistor versions TCAD setup for an advanced SiGe HBT technology applied to the HS, MV and HV transistor versions T. Rosenbaum 1,2,3, D. Céli 1, M. Schröter 2, C. Maneux 3 Bipolar ArbeitsKreis München, Germany, November

More information

Digital Integrated CircuitDesign

Digital Integrated CircuitDesign Digital Integrated CircuitDesign Lecture 5a Bipolar Transistor Dep. Region Neutral Base n(0) b B C n b0 P C0 P e0 P C xn 0 xp 0 x n(w) b W B Adib Abrishamifar EE Department IUST Contents Bipolar Transistor

More information

Methodology for Bipolar Model Parameter Extraction. Tzung-Yin Lee and Michael Schröter February 5, TYL/MS 2/5/99, Page 1/34

Methodology for Bipolar Model Parameter Extraction. Tzung-Yin Lee and Michael Schröter February 5, TYL/MS 2/5/99, Page 1/34 Methodology for Bipolar Model Parameter Extraction Tzung-Yin Lee and Michael Schröter February 5, 1999 TYL/MS 2/5/99, Page 1/34 Outline General Remarks Brief overview of TRADICA Parameter extraction flowchart

More information

BIPOLAR JUNCTION TRANSISTOR MODELING

BIPOLAR JUNCTION TRANSISTOR MODELING BIPOLAR JUNCTION TRANSISTOR MODELING Introduction Operating Modes of the Bipolar Transistor The Equivalent Schematic and the Formulas of the SPICE Gummel-Poon Model A Listing of the Gummel-Poon Parameters

More information

Bipolar junction transistor operation and modeling

Bipolar junction transistor operation and modeling 6.01 - Electronic Devices and Circuits Lecture 8 - Bipolar Junction Transistor Basics - Outline Announcements Handout - Lecture Outline and Summary; Old eam 1's on Stellar First Hour Eam - Oct. 8, 7:30-9:30

More information

The Devices. Jan M. Rabaey

The Devices. Jan M. Rabaey The Devices Jan M. Rabaey Goal of this chapter Present intuitive understanding of device operation Introduction of basic device equations Introduction of models for manual analysis Introduction of models

More information

figure shows a pnp transistor biased to operate in the active mode

figure shows a pnp transistor biased to operate in the active mode Lecture 10b EE-215 Electronic Devices and Circuits Asst Prof Muhammad Anis Chaudhary BJT: Device Structure and Physical Operation The pnp Transistor figure shows a pnp transistor biased to operate in the

More information

****** bjt model parameters tnom= temp= *****

****** bjt model parameters tnom= temp= ***** ****** HSPICE H 2013.03 64 BIT (Feb 27 2013) RHEL64 ****** Copyright (C) 2013 Synopsys, Inc. All Rights Reserved. Unpublished rights reserved under US copyright laws. This program is protected by law and

More information

13. Bipolar transistors

13. Bipolar transistors Technische Universität Graz Institute of Solid State Physics 13. Bipolar transistors Jan. 16, 2019 Technische Universität Graz Institute of Solid State Physics bipolar transistors npn transistor collector

More information

Lecture 19 - p-n Junction (cont.) October 18, Ideal p-n junction out of equilibrium (cont.) 2. pn junction diode: parasitics, dynamics

Lecture 19 - p-n Junction (cont.) October 18, Ideal p-n junction out of equilibrium (cont.) 2. pn junction diode: parasitics, dynamics 6.720J/3.43J - Integrated Microelectronic Devices - Fall 2002 Lecture 19-1 Lecture 19 - p-n Junction (cont.) October 18, 2002 Contents: 1. Ideal p-n junction out of equilibrium (cont.) 2. pn junction diode:

More information

HICUM/L2 version 2.2: Summary of extensions and changes

HICUM/L2 version 2.2: Summary of extensions and changes HICUM/L2 version 2.2: Summary of extensions and changes M. Schroter Chair for Electron Devices & Integrated Circuits Dept. of Electrical and Computer Engineering (CEDIC) University of Technology Dresden,

More information

MEXTRAM (level 504) the Philips model for bipolar transistors

MEXTRAM (level 504) the Philips model for bipolar transistors MEXTRAM (level 504) the Philips model for bipolar transistors Jeroen Paasschens, Willy Kloosterman, Ramses van der Toorn FSA modeling workshop 2002 Philips Electronics N.V. 2002 apple PHILIPS Philips Research

More information

Semiconductor Device Simulation

Semiconductor Device Simulation motivation and target applications compact model development under conditions relevant for circuit design development of test structures and measurement methods (fast) predicting device performance and

More information

PCM- and Physics-Based Statistical BJT Modeling Using HICUM and TRADICA

PCM- and Physics-Based Statistical BJT Modeling Using HICUM and TRADICA PCM- and Physics-Based Statistical BJT Modeling Using HICUM and TRADICA Wolfgang Kraus Atmel Germany wolfgang.kraus@hno.atmel.com 6th HICUM Workshop, Heilbronn (Germany), June 2006 c WK Jun 12th, 2006

More information

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2

More information

Symbolic SPICE TM Circuit Analyzer and Approximator

Symbolic SPICE TM Circuit Analyzer and Approximator Symbolic SPICE Symbolic SPICE TM Circuit Analyzer and Approximator Application Note AN-006: Magnetic Microphone Amplifier by Gregory M. Wierzba Rev 072010 A) Introduction The schematic shown below in Fig.

More information

Device Physics: The Bipolar Transistor

Device Physics: The Bipolar Transistor Monolithic Amplifier Circuits: Device Physics: The Bipolar Transistor Chapter 4 Jón Tómas Guðmundsson tumi@hi.is 2. Week Fall 2010 1 Introduction In analog design the transistors are not simply switches

More information

HICUM/L2 version 2.21: Release Notes

HICUM/L2 version 2.21: Release Notes HICUM/L2 version 2.21: Release Notes Chair for Electron Devices & Integrated Circuits (CEDIC) University of Technology Dresden, Germany M. Schroter and A. Chakravorty mschroter@ieee.org http://www.iee.et.tu-dresden.de/iee/eb/

More information

MP6901 MP6901. High Power Switching Applications. Hammer Drive, Pulse Motor Drive and Inductive Load Switching. Maximum Ratings (Ta = 25 C)

MP6901 MP6901. High Power Switching Applications. Hammer Drive, Pulse Motor Drive and Inductive Load Switching. Maximum Ratings (Ta = 25 C) TOSHIBA Power Transistor Module Silicon Epitaxial Type (Darlington power transistor in ) High Power Switching Applications. Hammer Drive, Pulse Motor Drive and Inductive Load Switching. Industrial Applications

More information

Bipolar Junction Transistor (BJT) - Introduction

Bipolar Junction Transistor (BJT) - Introduction Bipolar Junction Transistor (BJT) - Introduction It was found in 1948 at the Bell Telephone Laboratories. It is a three terminal device and has three semiconductor regions. It can be used in signal amplification

More information

University of Pittsburgh

University of Pittsburgh University of Pittsburgh Experiment #8 Lab Report The Bipolar Junction Transistor: Characteristics and Models Submission Date: 11/6/2017 Instructors: Dr. Minhee Yun John Erickson Yanhao Du Submitted By:

More information

Junction Bipolar Transistor. Characteristics Models Datasheet

Junction Bipolar Transistor. Characteristics Models Datasheet Junction Bipolar Transistor Characteristics Models Datasheet Characteristics (1) The BJT is a threeterminal device, terminals are named emitter, base and collector. Small signals, applied to the base,

More information

Charge-Storage Elements: Base-Charging Capacitance C b

Charge-Storage Elements: Base-Charging Capacitance C b Charge-Storage Elements: Base-Charging Capacitance C b * Minority electrons are stored in the base -- this charge q NB is a function of the base-emitter voltage * base is still neutral... majority carriers

More information

Revisiting the Charge Concept in HBT/BJT Models

Revisiting the Charge Concept in HBT/BJT Models evisiting the Charge Concept in HBT/BJT Moels Zoltan Huska an Ehrenfrie Seebacher austriamicrosystems AG 23r Bipolar Arbeitkeis BipAK Meeting at STM Crolles, France, 5 October 2 Outline recalling the junction

More information

Lecture 17 - The Bipolar Junction Transistor (I) Forward Active Regime. April 10, 2003

Lecture 17 - The Bipolar Junction Transistor (I) Forward Active Regime. April 10, 2003 6.012 - Microelectronic Devices and Circuits - Spring 2003 Lecture 17-1 Lecture 17 - The Bipolar Junction Transistor (I) Contents: Forward Active Regime April 10, 2003 1. BJT: structure and basic operation

More information

Lecture Notes for ECE 215: Digital Integrated Circuits

Lecture Notes for ECE 215: Digital Integrated Circuits Lecture Notes for ECE 215: Digital Integrated Circuits J. E. Ayers Electrical and Computer Engineering Department University of Connecticut 2002 All rights reserved University of Connecticut 1 Introduction

More information

Thermal Capacitance cth its Determination and Influence on Transistor and Circuit Performance

Thermal Capacitance cth its Determination and Influence on Transistor and Circuit Performance Thermal Capacitance cth its Determination and Influence on Transistor and Circuit Performance Gerhard G. Fischer IHP Im Technologiepark 25 15236 Frankfurt (Oder) Germany IHP Im Technologiepark 25 15236

More information

TEMPERATURE DEPENDENCE SIMULATION OF THE EMISSION COEFFICIENT VIA EMITTER CAPACITANCE

TEMPERATURE DEPENDENCE SIMULATION OF THE EMISSION COEFFICIENT VIA EMITTER CAPACITANCE TEMPERATURE DEPENDENCE SIMULATION OF THE EMISSION COEFFICIENT VIA EMITTER CAPACITANCE R. AMADOR, A. NAGY, M. ALVAREZ, A. POLANCO CENTRO DE INVESTIGACIONES EN MICROELECTRÓNICA, CIUDAD HABANA 10800, CUBA,

More information

Bipolar Junction Transistor (BJT) Model. Model Kind. Model Sub-Kind. SPICE Prefix. SPICE Netlist Template Format

Bipolar Junction Transistor (BJT) Model. Model Kind. Model Sub-Kind. SPICE Prefix. SPICE Netlist Template Format Bipolar Junction Transistor (BJT) Model Old Content - visit altiumcom/documentation Modified by Admin on Sep 13, 2017 Model Kind Transistor Model Sub-Kind BJT SPICE Prefix Q SPICE Netlist Template Format

More information

ELEC 3908, Physical Electronics, Lecture 19. BJT Base Resistance and Small Signal Modelling

ELEC 3908, Physical Electronics, Lecture 19. BJT Base Resistance and Small Signal Modelling ELEC 3908, Physical Electronics, Lecture 19 BJT Base Resistance and Small Signal Modelling Lecture Outline Lecture 17 derived static (dc) injection model to predict dc currents from terminal voltages This

More information

Institute of Solid State Physics. Technische Universität Graz. Exam. Feb 2, 10:00-11:00 P2

Institute of Solid State Physics. Technische Universität Graz. Exam. Feb 2, 10:00-11:00 P2 Technische Universität Graz nstitute of Solid State Physics Exam Feb 2, 10:00-11:00 P2 Exam Four questions, two from the online list. Calculator is ok. No notes. Explain some concept: (tunnel contact,

More information

DC and AC modeling of minority carriers currents in ICs substrate

DC and AC modeling of minority carriers currents in ICs substrate DC and AC modeling of minority carriers currents in ICs substrate Camillo Stefanucci, Pietro Buccella, Maher Kayal and Jean-Michel Sallese Swiss Federal Institute of Technology Lausanne, Switzerland MOS-AK

More information

Bipolar Transistor WS 2011

Bipolar Transistor WS 2011 Institut für Integrierte Systeme Integrated Systems Laboratory Bipolar Transistor WS 2011 1 Introduction In this exercise we want to simulate the IV characteristics of a bipolar transistor and draw the

More information

Lecture 20 - p-n Junction (cont.) October 21, Non-ideal and second-order effects

Lecture 20 - p-n Junction (cont.) October 21, Non-ideal and second-order effects 6.70J/3.43J - Integrated Microelectronic Devices - Fall 00 Lecture 0-1 Lecture 0 - p-n Junction (cont.) October 1, 00 Contents: 1. Non-ideal and second-order effects Reading assignment: del Alamo, Ch.

More information

Figure 1 Basic epitaxial planar structure of NPN. Figure 2 The 3 regions of NPN (left) and PNP (right) type of transistors

Figure 1 Basic epitaxial planar structure of NPN. Figure 2 The 3 regions of NPN (left) and PNP (right) type of transistors Figure 1 Basic epitaxial planar structure of NPN Figure 2 The 3 regions of NPN (left) and PNP (right) type of transistors Lecture Notes: 2304154 Physics and Electronics Lecture 6 (2 nd Half), Year: 2007

More information

Chapter 13 Small-Signal Modeling and Linear Amplification

Chapter 13 Small-Signal Modeling and Linear Amplification Chapter 13 Small-Signal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 13-1 Chapter Goals Understanding of concepts related to: Transistors

More information

EE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR

EE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR EE 23 Lecture 3 THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR Quiz 3 Determine I X. Assume W=u, L=2u, V T =V, uc OX = - 4 A/V 2, λ= And the number is? 3 8 5 2? 6 4 9 7 Quiz 3

More information

3D SELF HEATING MODELING FOR ELECTRO- THERMAL CHARACTERISATION OF SiGe HBTs

3D SELF HEATING MODELING FOR ELECTRO- THERMAL CHARACTERISATION OF SiGe HBTs 3D SELF HEATING MODELING FOR ELECTRO- THERMAL CHARACTERISATION OF SiGe HTs P-Y. SULIMA, J-L ATTAGLIA, T. IMMER, H. EKRICH, D. CELI 5 th European HICUM Workshop STMicroelectronics Crolles, France June 6-7,

More information

EE105 - Fall 2006 Microelectronic Devices and Circuits

EE105 - Fall 2006 Microelectronic Devices and Circuits EE105 - Fall 2006 Microelectronic Devices and Circuits Prof. Jan M. Rabaey (jan@eecs) Lecture 21: Bipolar Junction Transistor Administrative Midterm Th 6:30-8pm in Sibley Auditorium Covering everything

More information

ECE-305: Spring 2018 Final Exam Review

ECE-305: Spring 2018 Final Exam Review C-305: Spring 2018 Final xam Review Pierret, Semiconductor Device Fundamentals (SDF) Chapters 10 and 11 (pp. 371-385, 389-403) Professor Peter Bermel lectrical and Computer ngineering Purdue University,

More information

Review of Band Energy Diagrams MIS & MOS Capacitor MOS TRANSISTORS MOSFET Capacitances MOSFET Static Model

Review of Band Energy Diagrams MIS & MOS Capacitor MOS TRANSISTORS MOSFET Capacitances MOSFET Static Model Content- MOS Devices and Switching Circuits Review of Band Energy Diagrams MIS & MOS Capacitor MOS TRANSISTORS MOSFET Capacitances MOSFET Static Model A Cantoni 2009-2013 Digital Switching 1 Content- MOS

More information

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 105: Microelectronic Devices and Circuits Spring 2008 MIDTERM EXAMINATION #1 Time

More information

Spring Semester 2012 Final Exam

Spring Semester 2012 Final Exam Spring Semester 2012 Final Exam Note: Show your work, underline results, and always show units. Official exam time: 2.0 hours; an extension of at least 1.0 hour will be granted to anyone. Materials parameters

More information

Lecture 35 - Bipolar Junction Transistor (cont.) November 27, Current-voltage characteristics of ideal BJT (cont.)

Lecture 35 - Bipolar Junction Transistor (cont.) November 27, Current-voltage characteristics of ideal BJT (cont.) 6.720J/3.43J - Integrated Microelectronic Devices - Fall 2002 Lecture 35-1 Lecture 35 - Bipolar Junction Transistor (cont.) November 27, 2002 Contents: 1. Current-voltage characteristics of ideal BJT (cont.)

More information

The PSP compact MOSFET model An update

The PSP compact MOSFET model An update The PSP compact MOSFET model An update Gert-Jan Smit, Andries Scholten, D.B.M. Klaassen NXP Semiconductors Ronald van Langevelde Philips Research Europe Gennady Gildenblat, Weimin Wu, Xin Li, Amit Jha,

More information

The Mextram Bipolar Transistor Model

The Mextram Bipolar Transistor Model Date of issue: March 12, 2012 The Mextram Bipolar Transistor Model level 504.10.1 R. van der Toorn, J.C.J. Paasschens, and W.J. Kloosterman Mextram definition document NXP Semiconductors March 12, 2012

More information

Semiconductor Device Modeling and Characterization EE5342, Lecture 15 -Sp 2002

Semiconductor Device Modeling and Characterization EE5342, Lecture 15 -Sp 2002 Semiconductor Device Modeling and Characterization EE5342, Lecture 15 -Sp 2002 Professor Ronald L. Carter ronc@uta.edu http://www.uta.edu/ronc/ L15 05Mar02 1 Charge components in the BJT From Getreau,

More information

Semiconductor Physics Problems 2015

Semiconductor Physics Problems 2015 Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible

More information

The Mextram Bipolar Transistor Model

The Mextram Bipolar Transistor Model Date of issue: January 25, 2016 The Mextram Bipolar Transistor Model level 504.12 G. Niu, R. van der Toorn, J.C.J. Paasschens, and W.J. Kloosterman Mextram definition document NXP Semiconductors 2006 Delft

More information

BJT - Mode of Operations

BJT - Mode of Operations JT - Mode of Operations JTs can be modeled by two back-to-back diodes. N+ P N- N+ JTs are operated in four modes. HO #6: LN 251 - JT M Models Page 1 1) Forward active / normal junction forward biased junction

More information

General Purpose Transistors

General Purpose Transistors General Purpose Transistors NPN and PNP Silicon These transistors are designed for general purpose amplifier applications. They are housed in the SOT 33/SC which is designed for low power surface mount

More information

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices Electronic Circuits 1 Transistor Devices Contents BJT and FET Characteristics Operations 1 What is a transistor? Three-terminal device whose voltage-current relationship is controlled by a third voltage

More information

Modeling of Devices for Power Amplifier Applications

Modeling of Devices for Power Amplifier Applications Modeling of Devices for Power Amplifier Applications David E. Root Masaya Iwamoto John Wood Contributions from Jonathan Scott Alex Cognata Agilent Worldwide Process and Technology Centers Santa Rosa, CA

More information

Microelectronic Devices and Circuits Lecture 9 - MOS Capacitors I - Outline Announcements Problem set 5 -

Microelectronic Devices and Circuits Lecture 9 - MOS Capacitors I - Outline Announcements Problem set 5 - 6.012 - Microelectronic Devices and Circuits Lecture 9 - MOS Capacitors I - Outline Announcements Problem set 5 - Posted on Stellar. Due net Wednesday. Qualitative description - MOS in thermal equilibrium

More information

Lecture 16 - The pn Junction Diode (II) Equivalent Circuit Model. April 8, 2003

Lecture 16 - The pn Junction Diode (II) Equivalent Circuit Model. April 8, 2003 6.012 - Microelectronic Devices and Circuits - Spring 2003 Lecture 16-1 Lecture 16 - The pn Junction Diode (II) Equivalent Circuit Model April 8, 2003 Contents: 1. I-V characteristics (cont.) 2. Small-signal

More information

Forward-Active Terminal Currents

Forward-Active Terminal Currents Forward-Active Terminal Currents Collector current: (electron diffusion current density) x (emitter area) diff J n AE qd n n po A E V E V th ------------------------------ e W (why minus sign? is by def.

More information

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel

More information

ECE 304: Bipolar Capacitances E B C. r b β I b r O

ECE 304: Bipolar Capacitances E B C. r b β I b r O ECE 34: Bipolar Capacitances The Bipolar Transistor: S&S pp. 485497 Let s apply the diode capacitance results to the bipolar transistor. There are two junctions in the bipolar transistor. The BC (basecollector)

More information

Transistor's self-und mutual heating and its impact on circuit performance

Transistor's self-und mutual heating and its impact on circuit performance Transistor's self-und mutual heating and its impact on circuit performance M. Weiß, S. Fregonese, C. Maneux, T. Zimmer 26 th BipAk, 15 November 2013, Frankfurt Oder, Germany Outline 1. Motivation. Research

More information

Fortran program + Partial data layout specifications Data Layout Assistant.. regular problems. dynamic remapping allowed Invoked only a few times Not part of the compiler Can use expensive techniques HPF

More information

12. Memories / Bipolar transistors

12. Memories / Bipolar transistors Technische Universität Graz Institute of Solid State Physics 12. Memories / Bipolar transistors Jan. 9, 2019 Technische Universität Graz Institute of Solid State Physics Exams January 31 March 8 May 17

More information

Lecture 17 The Bipolar Junction Transistor (I) Forward Active Regime

Lecture 17 The Bipolar Junction Transistor (I) Forward Active Regime Lecture 17 The Bipolar Junction Transistor (I) Forward Active Regime Outline The Bipolar Junction Transistor (BJT): structure and basic operation I V characteristics in forward active regime Reading Assignment:

More information

ECE-342 Test 2 Solutions, Nov 4, :00-8:00pm, Closed Book (one page of notes allowed)

ECE-342 Test 2 Solutions, Nov 4, :00-8:00pm, Closed Book (one page of notes allowed) ECE-342 Test 2 Solutions, Nov 4, 2008 6:00-8:00pm, Closed Book (one page of notes allowed) Please use the following physical constants in your calculations: Boltzmann s Constant: Electron Charge: Free

More information

THERMAL EFFECTS ON ANALOG INTEGRATED CIRCUIT DESIGN MD MAHBUB HOSSAIN. Presented to the Faculty of the Graduate School of

THERMAL EFFECTS ON ANALOG INTEGRATED CIRCUIT DESIGN MD MAHBUB HOSSAIN. Presented to the Faculty of the Graduate School of THERMAL EFFECTS ON ANALOG INTEGRATED CIRCUIT DESIGN by MD MAHBUB HOSSAIN Presented to the Faculty of the Graduate School of The University of Texas at Arlington in Partial Fulfillment of the Requirements

More information

EKV MOS Transistor Modelling & RF Application

EKV MOS Transistor Modelling & RF Application HP-RF MOS Modelling Workshop, Munich, February 15-16, 1999 EKV MOS Transistor Modelling & RF Application Matthias Bucher, Wladek Grabinski Electronics Laboratory (LEG) Swiss Federal Institute of Technology,

More information

Physics of Semiconductors 8 th

Physics of Semiconductors 8 th Physics of Semiconductors 8 th 2016.6.6 Shingo Katsumoto Department of Physics, Institute for Solid State Physics University of Tokyo Review of pn junction Estimation of builtin potential Depletion layer

More information

2SC3074 2SC3074. High Current Switching Applications. Maximum Ratings (Ta = 25 C)

2SC3074 2SC3074. High Current Switching Applications. Maximum Ratings (Ta = 25 C) SC7 TOSHIBA Transistor Silicon NPN Epitaxial Type (PCT process) SC7 High Current Switching Applications Unit: mm Low collector saturation voltage: VCE (sat) =. V (max) (IC = A) High speed switching time:

More information

Chapter 2 - DC Biasing - BJTs

Chapter 2 - DC Biasing - BJTs Objectives Chapter 2 - DC Biasing - BJTs To Understand: Concept of Operating point and stability Analyzing Various biasing circuits and their comparison with respect to stability BJT A Review Invented

More information

Semiconductor Physics fall 2012 problems

Semiconductor Physics fall 2012 problems Semiconductor Physics fall 2012 problems 1. An n-type sample of silicon has a uniform density N D = 10 16 atoms cm -3 of arsenic, and a p-type silicon sample has N A = 10 15 atoms cm -3 of boron. For each

More information

Holes (10x larger). Diode currents proportional to minority carrier densities on each side of the depletion region: J n n p0 = n i 2

Holes (10x larger). Diode currents proportional to minority carrier densities on each side of the depletion region: J n n p0 = n i 2 Part V. (40 pts.) A diode is composed of an abrupt PN junction with N D = 10 16 /cm 3 and N A =10 17 /cm 3. The diode is very long so you can assume the ends are at x =positive and negative infinity. 1.

More information

Session 6: Solid State Physics. Diode

Session 6: Solid State Physics. Diode Session 6: Solid State Physics Diode 1 Outline A B C D E F G H I J 2 Definitions / Assumptions Homojunction: the junction is between two regions of the same material Heterojunction: the junction is between

More information

2N3904 SMALL SIGNAL NPN TRANSISTOR

2N3904 SMALL SIGNAL NPN TRANSISTOR SMALL SIGNAL NPN TRANSISTOR PRELIMINARY DATA Ordering Code Marking Package / Shipment TO-92 / Bulk -AP TO-92 / Ammopack SILICON EPITAXIAL PLANAR NPN TRANSISTOR TO-92 PACKAGE SUITABLE FOR THROUGH-HOLE PCB

More information

LOW TEMPERATURE MODELING OF I V CHARACTERISTICS AND RF SMALL SIGNAL PARAMETERS OF SIGE HBTS

LOW TEMPERATURE MODELING OF I V CHARACTERISTICS AND RF SMALL SIGNAL PARAMETERS OF SIGE HBTS LOW TEMPERATURE MODELING OF I V CHARACTERISTICS AND RF SMALL SIGNAL PARAMETERS OF SIGE HBTS Except where reference is made to the work of others, the work described in this thesis is my own or was done

More information

Insulated Gate Bipolar Transistor (IGBT)

Insulated Gate Bipolar Transistor (IGBT) BUK856-8A GENERAL DESCRIPTION QUICK REFERENCE DATA Fast-switching N-channel insulated SYMBOL PARAMETER MAX. UNIT gate bipolar power transistor in a plastic envelope. V CE Collector-emitter voltage 8 V

More information

DC Biasing. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15-Mar / 59

DC Biasing. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15-Mar / 59 Contents Three States of Operation BJT DC Analysis Fixed-Bias Circuit Emitter-Stabilized Bias Circuit Voltage Divider Bias Circuit DC Bias with Voltage Feedback Various Dierent Bias Circuits pnp Transistors

More information

4.5 (A4.3) - TEMPERATURE INDEPENDENT BIASING (BANDGAP)

4.5 (A4.3) - TEMPERATURE INDEPENDENT BIASING (BANDGAP) emp. Indep. Biasing (7/14/00) Page 1 4.5 (A4.3) - EMPERAURE INDEPENDEN BIASING (BANDGAP) INRODUCION Objective he objective of this presentation is: 1.) Introduce the concept of a bandgap reference 2.)

More information

Chapter 2. - DC Biasing - BJTs

Chapter 2. - DC Biasing - BJTs Chapter 2. - DC Biasing - BJTs Objectives To Understand : Concept of Operating point and stability Analyzing Various biasing circuits and their comparison with respect to stability BJT A Review Invented

More information

EE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET

EE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET EE 230 Lecture 33 Nonlinear Circuits and Nonlinear Devices Diode BJT MOSFET Review from Last Time: n-channel MOSFET Source Gate L Drain W L EFF Poly Gate oxide n-active p-sub depletion region (electrically

More information

Linear Phase-Noise Model

Linear Phase-Noise Model Linear Phase-Noise Model 41 Sub-Outline Generic Linear Phase-Noise Model Circuit-Specific Linear Phase-Noise Model 4 Generic Linear Phase-Noise Model - Outline Linear Oscillator Model LC-Tank noise active

More information

Lecture 17. The Bipolar Junction Transistor (II) Regimes of Operation. Outline

Lecture 17. The Bipolar Junction Transistor (II) Regimes of Operation. Outline Lecture 17 The Bipolar Junction Transistor (II) Regimes of Operation Outline Regimes of operation Large-signal equivalent circuit model Output characteristics Reading Assignment: Howe and Sodini; Chapter

More information

Extraction of the substrate complex for HBT/BJT transistors

Extraction of the substrate complex for HBT/BJT transistors -May- Extraction of the substrate complex for HBT/BJT transistors An extended substrate circuit Fig. which is a streamlined version of that proposed in [] for modeling deep trench isolated structures was

More information

Lecture 38 - Bipolar Junction Transistor (cont.) May 9, 2007

Lecture 38 - Bipolar Junction Transistor (cont.) May 9, 2007 6.72J/3.43J - Integrated Microelectronic Devices - Spring 27 Lecture 38-1 Lecture 38 - Bipolar Junction Transistor (cont.) May 9, 27 Contents: 1. Non-ideal effects in BJT in FAR Reading material: del Alamo,

More information