Modeling of Devices for Power Amplifier Applications
|
|
- Meryl Knight
- 5 years ago
- Views:
Transcription
1 Modeling of Devices for Power Amplifier Applications David E. Root Masaya Iwamoto John Wood Contributions from Jonathan Scott Alex Cognata Agilent Worldwide Process and Technology Centers Santa Rosa, CA USA Agilent Technologies 2004
2 Presentation Outline Introduction Nonlinear Charge Modeling Electro-Thermal Modeling Advanced Measurements Mathematical CAD Techniques Summary & Conclusions Page 2
3 Power Amplifier Requirements and Modeling Implications Linearity: Harmonic and Intermodulation Distortion; ACPR; AM-AM; AM-PM Efficiency: PAE; Fundamental Output Power; Self-biasing Modeling Challenges from device physics (III-V transport), complex signals, multiple time-scale dynamics, and the wide variety of device designs in many material systems Accuracy over bias, frequency, and temperature; power Perspective for this talk: Modeling of III-V HBTs & HEMTs for circuit simulation Primarily from CAD perspective Page 3
4 Presentation Outline Introduction Nonlinear Charge Modeling Electro-Thermal Modeling Advanced Measurements Mathematical CAD Techniques Summary & Conclusions Page 4
5 Nonlinear Charge Modeling: MOTIVATION FET models with same I-V eq.s but different charge eq.s [2] IM3 [dbm] Model A = C j 0 1 V / φ Model C = "Agilent (HP) FET Model" (1991) = Model B = Modified Statz Model (1987) Contour C dv Charge model is critical for distortion simulation Page 5
6 Charge Modeling Problem for Circuit Simulation Specify two (e.g. Gate and Drain) charge functions, Q i,,i=g,d such that: dqi( VGS( t), VDS( t)) Ii() t = Ii( VGS(), t VDS()) t + dt Can calculate charge function from physics (in theory) [6]. Inverse modeling alternative (not just table-based): Relate model functions to small-signal data and equivalent ckt. data Im( Yint ) ω QG QG Derivatives of VGS V model function DS = = QD QD VGS V DS CGS + CGD CGD C C C + C m GD DS GD C GS Cm Page 6 S G C DS C GD D
7 Measured Bias-Dependent FET Gate Capacitances 400fF C GS Vgs= fF C GD V DS um PHEMT Vgs= fF The measured data cannot be modeled by two, two-terminal nonlinear capacitors A single Q G function must model both C GS and C GD 0.0 V DS 5.0 C GS S G C DS Cm Vgs=-1.5 Vgs=+0.5 C GD D Page 7
8 (1) A model Q G function consistent w. SS data exists if and only if ( C + C ) C = V V meas meas meas GS GD GD DS GS (D. Root 2001 ISCAS Short Course) This is a constraint on pairs of independently measured Y parameters (or S-parameters) pairs of measured device capacitances (attached to gate node) This is the modeling principle of Terminal Charge Conservation (2) The prescription for model charge calculation is, then: Q = [( C + C ) dv C dv ] model meas meas meas G GS DS contour GS GD GD Similar conditions to (1) and (2) can be written at the drain Measured FET data are very consistent with (1) at gate Somewhat less consistent at drain Page 8
9 Why not use independently measured capacitances? I () t = I ( V (), t V ()) t + G G GS DS meas dvgs () t meas dvgd () t C ( V (), ()) ( (), ()) GS GS t VDS t + C V GD GS t VDS t dt dt This model will fit bias-dependent capacitances perfectly BUT: It can be shown the capacitance terms yield a spectrum with a DC component! I G Root RAWCON98 Terminal Charge Conserving capacitances do not produce a DC component I G ω 2ω freq ω 2ω freq Enforcing Terminal Charge Conservation is a modeling trade-off. It is not physical charge cons. (KCL) Page 9
10 Example: EPHEMT Large-Signal Model [24] Analytic I-V, table-based charge and gate current, + self-heating PAE (thick) and Delivered Power (thin) Contours Measured Maximum PAE Measured Maximum Pout Maximum Power-Added Efficiency, % untitled4..s(3,3) untitled4..s(1,1) Pdel_contours_p PAE_contours_p Simulated Pout Contours m2 m Simulated PAE Contours Maximum Power Delivered, dbm indep(pae_contours_p) (0.000 to ) indep(pdel_contours_p) (0.000 to ) freq (1.000GHz to 1.000GHz) Simulated EPHEMT Load-Pull contours for Pmax & PAE. m1 indep(m1)=2 PAE_contours_p=0.318 / level= , number=1 impedance = Z0 * ( j0.579) Max PAE: 77.26% meas % simulated. m2 indep(m2)=3 Pdel_contours_p=0.603 / level= , number=1 impedance = Z0 * ( j0.197) Max Power: dbm measured and simulated Page 10
11 Terminal Charge Conservation and III-V HBT Modeling [4] Intrinsic common-emitter HBT Y-parameters are of the form: QBB QBB QBB QBB QBB QBB + gm + gce Im( Yint ) VBE V CE VBC IC VBC I C C B + τb gm C B + τb g CE = = = ω QCC QCC QCC QCC QCC QCC C C τc gm CC τc gce gm g CE VBE V CE VBC IC VBC I C Where: Q Im( Y + Y ) CC CC 21 C = = CC = = τ C gm IC ω ( gm + gce) VBC ω τ Q Im( Y ) Necessary and Sufficient Conditions For model Q CC consistent with ss data: τ C V BC = C I C C Q CC can then be constructed directly from data by: Q = [ C dv +τ di ] CC C BC C C contour Page 11
12 III-V HBT Base-Collector Delay / Capacitance model [4] Measured base-collector transit time Shape of delay (before Kirk effect) related to velocity-field curves τ C V BC = C I C C - Capacitance cancellation effect in III-V HBTs follows Q = C dv +τ di CC C BC C C ( Q τ ( V, I) I) Device data, model equations, and physics consistent dif Page 12
13 GaAs HBT power cell ( 2x20 quad-emitter device): (4x2x20) f T & C BC vs. I C 40 Measurements Simulations [25] 5E-13 V CE =0.5 to 3V w/0.5v per step E-13 ft (GHz) Cbc (Farads) 3E-13 2E E Ic (ma) Accurate charge model necessary to fit both f T and C BC, simultaneously over wide range of bias Ic (ma) Si-based models do not fit this behavior well, generally Page 13
14 GaAs HBT power cell ( 2x20 quad-emitter device): S-parameters: GHz S 21 /25 S11 & S22 S 11 S 22 S21 & S12 S freq (500.0MHz to 25.05GHz) Measurements Simulations freq (500.0MHz to 25.05GHz) V CE =1,2,3V J C =0.05mA/µm 2 Page 14
15 Nonlinear Charge Modeling: Bias-Dependent IM3 of III-V HBTs [4] Measured f T Simulated f T V CE f T related to τ τ modeled by Q V CE Power (dbm) P out IM Measured Pout, IM3 Simulated Pout, IM3 P out IM3 V CE =2 to 4.5V Ic (A) Ic (A) Charge model is critical for distortion simulation Page 15
16 6x(2x14)µm 2 InGaP/GaAs HBT cell: AM-AM and AM-PM distortions Symbols: Measurement Solid lines: Simulation Gain (dbm) Phase (degrees) V CE =3.5V J C =0.12mA/µm 2 Frequency=5GHz R L =50Ω Input Power (dbm) Good collector charge model critical for accurate AM-AM and AM-PM Page 16
17 Presentation Outline Introduction Nonlinear Charge Modeling Electro-Thermal Modeling Advanced Measurements Mathematical CAD Techniques Summary & Conclusions Page 17
18 Dynamic electro-thermal (self-heating) model Algebraic perspective T(t) is a dynamical variable I () t = I ( V () t, V ( t), Tt ()) c c be ce Q () t = Q ( V (), t I ( V, V, T() t ), T()) t tc tc bc c be ce Charge due to transit delay is a function of temperature Temperature evolution equation based on dissipated power dt τ + T = RTH ICVCE simplified dt T(t) calculated by the simulator self-consistently Page 18
19 Dynamic electro-thermal (self-heating) model [25] Currents, Voltages, and T(t) calculated by the simulator self-consistently using coupled electrical and thermal equivalent circuits Tdev = Tamb + deltat T dev =device junction temperature T amb =device ambient (backside) temperature 2-pole thermal circuit used. Collapsible to single node. Page 19
20 Self-heating model (static case) JC (ma/µm 2 ) VBE (Volts) V CE (Volts) V CE (Volts) Measurement Self-heating model [25] Isothermal model Page 20
21 Thermal Coupling: Current Collapse Instability Simulated with III-V HBT Model [25] Icct V_DC SRC1 Vdc=VCE I_Probe Icct I_DC SRC2 Idc=IBB HBT1 th delt1 R Rth_shnt1 I_Probe Icc1 AgilentHBT_NPN_Th HBT1 SelfTmod=1 R Rthx Thermal node allows interactions between devices. Temp limited for convergence (but see [11]) Realistic thermal constitutive relations required [10] delt2 thermal network HBT2 th R Rth_shnt2 I_Probe Icc2 AgilentHBT_NPN_Th HBT2 SelfTmod=1 Icct, Icc1, Icc2 (ma) deltat (Kelvin) HBT1 HBT Vce (Volts) HBT1 HBT Vce (Volts) Page 21
22 Dynamic electro-thermal III-V HBT Model Low Freq. S-parameters and Pulse Response Measured/Simulated S21 (db) Comparison of different thermal equivalent circuits in Linear (s-parameter) and Transient (time-domain) cases Extrapolation of measured Mag(S 21 ) vs. Frequency 1-pole Measured 2-poles I C (ma) Pulsed I C vs. time 2-poles Measured No thermal 1-pole 23 1E3 No thermal 0.0 1E4 1E5 1E6 1E7 1E8 Frequency (Hz) 1E time (msec) Two poles are more accurate than one [8]. Compromise between speed and accuracy (SPICE). Distributed models can be used for HB analysis [7]. Page 22
23 6x(2x14)µm 2 InGaP/GaAs HBT cell: Electro-thermal Model Simulates PAE & I DC Accurately V CE =3.5V PAE (%) IDC (ma) J C =0.12mA/µm 2 Frequency=5GHz R L =50Ω Simulation: 1-tone HB Output Power (dbm) Symbols: Measurement Solid lines: Simulation 10.0 Page 23
24 6x(2x14)µm 2 InGaP/GaAs HBT cell: ACPR & PAE vs. Output Power V CE =3.5V J C =0.12mA/µm 2 ACPR (dbc) PAE (%) Frequency=1.9GHz R L =50Ω Modulation: IS-95 Rev. Link Simulation: Envelope Output Channel Power (dbm) Symbols: Measurement Solid lines: Simulation 0.0 Page 24
25 Presentation Outline Introduction Nonlinear Charge Modeling Electro-Thermal Modeling Advanced Measurements Mathematical CAD Techniques Summary & Conclusions Page 25
26 Advanced Measurements Essential for Model Development Model Validation Device characterization for technology development Can not always infer dynamic large-signal behavior from only static (DC) or linear (S-parameter) data Preferred for characterizing limiting behavior (e.g. breakdown) Page 26
27 GaN Devices 1 mm 10 fingers GaN on Si f T ~ 30GHz Pulse width 2us Pulsed measurements provide much more data than can be measured under static (DC) conditions Page 27
28 Pulsed data on III-V HBT Current dependence of breakdown [15] 5x2x14 CE GaAs HBT f T ~ 60GHz Pulse width 1us Can observe and extract breakdown parameters Page 28
29 Pulsed Bias Measurements Same 0.25um PHEMT device Soak time ~20 ms Pulse width ~200 ns Iso-dynamic Can use to separate thermal and trapping effects Page 29
30 Vector Nonlinear Network Analyzer (VNNA) Measurements: Breakdown Current Biased well below pinch-off Time (ns) Measure device under conditions of actual use. Examine reliability under these conditions. Page 30
31 Vector Nonlinear Network Analyzer (VNNA) Measurements: Forward Gate Current Biased less negatively than before Time (ns) Measure device under conditions of actual use. Forward gate current in phemts is complicated. Page 31
32 Vector Nonlinear Network Analyzer (VNNA) Measurements: Phase of device intermodulation versus bias measured Simulated AgilentHBT Page 32
33 Presentation Outline Introduction Nonlinear Charge Modeling Electro-Thermal Modeling Advanced Measurements Mathematical CAD Techniques Summary & Conclusions Page 33
34 Table-Based Model Limitation Naive simulator interpolation -> poor distortion Vgs P=-10dBm 0.2V Vds 100MHz (+1MHz) Si NJFET Table Model (a) Vg=-1V Power=-10dBm IP3 (dbm) Vgs P=-20dBm Voltage Swing 0.06VVds (b) Vg=-1V Power=-20dBm IP3 (dbm) Null in third derivative of spline w.r.t. Vgs (2 nd axis) with symmetrical data points Interpolation model is better when signal size ~ data spacing Vd Vd Page 34
35 Artificial Neural Networks A NN is a parallel processor made up of simple, interconnected processing units, called neurons, with weighted connections. sigmoid weights biases x 1... F( x I K,..., xk = vis wkixk + ai + b i= 1 k = 1 1 ) x k Universal Approximation Theorem: Fit any nonlinear function of any # of variables Infinitely differentiable: good for distortion. Easy to train (fit) using standard third-party tools (MATLAB) Page 35
36 Artificial Neural Networks: Excellent, smooth fit. Better than simple table-based models + Measured data Blue Lines ANN fit Page 36
37 Adjoint Neural Network [21] Constructing FET gate charge, Q g, given ( meas meas Im Y ) 11, ImY12 Experimental validation of terminal charge conservation at the gate for GaAs phemt Q V g gs ImY 11 C ( V, V ) gg gs ds Q V g ds ImY ω ω 12 Cgd ( Vgs, Vds) V ds X measured modeled V ds Page 37
38 Summary and Conclusions Charge Modeling shown to be critical for simulating PA FoMs Terminal Charge Conservation modeling principle discussed in detail. Two-dimensional FET capacitances Voltage & Current dependent transit time and capacitance in III-V HBTs Electro-Thermal Effects shown to be important for PA simulation Static and dynamic self-heating necessary to fit device characteristics Technical issues with thermal equivalent circuit, thermal coupling, and thermal constitutive relations summarized Advanced Measurements shown to reveal rich device behavior Advanced CAD shown promising for better PA simulation models Page 38
ECE 145A/218A Power Amplifier Design Lectures. Power Amplifier Design 1
Power Amplifiers; Part 1 Class A Device Limitations Large signal output match Define efficiency, power-added efficiency Class A operating conditions Thermal resistance We have studied the design of small-signal
More informationSelf-heat Modeling of Multi-finger n-mosfets for RF-CMOS Applications
Self-heat Modeling of Multi-finger n-mosfets for RF-CMOS Applications Hitoshi Aoki and Haruo Kobayashi Faculty of Science and Technology, Gunma University (RMO2D-3) Outline Research Background Purposes
More informationTransistor's self-und mutual heating and its impact on circuit performance
Transistor's self-und mutual heating and its impact on circuit performance M. Weiß, S. Fregonese, C. Maneux, T. Zimmer 26 th BipAk, 15 November 2013, Frankfurt Oder, Germany Outline 1. Motivation. Research
More informationChapter 13 Small-Signal Modeling and Linear Amplification
Chapter 13 Small-Signal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 13-1 Chapter Goals Understanding of concepts related to: Transistors
More informationAn Angelov Large Signal Model and its Parameter Extraction Strategy for GaAs HEMT
TSINGHUA UNIVERSITY An Angelov Large Signal Model and its Parameter Extraction Strategy for GaAs HEMT Yan Wang Wenyuan Zhang Tsinghua University Outline Motivation Large Signal Model Parameter Extraction
More informationHomework Assignment 08
Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance
More informationDEPARTMENT OF ECE UNIT VII BIASING & STABILIZATION AMPLIFIER:
UNIT VII IASING & STAILIZATION AMPLIFIE: - A circuit that increases the amplitude of given signal is an amplifier - Small ac signal applied to an amplifier is obtained as large a.c. signal of same frequency
More informationECE 497 JS Lecture - 12 Device Technologies
ECE 497 JS Lecture - 12 Device Technologies Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 NMOS Transistor 2 ρ Source channel charge density
More informationLecture 23 Frequency Response of Amplifiers (I) Common Source Amplifier. December 1, 2005
6.02 Microelectronic Devices and Circuits Fall 2005 Lecture 23 Lecture 23 Frequency Response of Amplifiers (I) Common Source Amplifier December, 2005 Contents:. Introduction 2. Intrinsic frequency response
More informationAdvanced Current Mirrors and Opamps
Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------
More informationID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom
ID # NAME EE-255 EXAM 3 April 7, 1998 Instructor (circle one) Ogborn Lundstrom This exam consists of 20 multiple choice questions. Record all answers on this page, but you must turn in the entire exam.
More informationLecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:
Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I- curve (Square-Law Model)
More informationCircle the one best answer for each question. Five points per question.
ID # NAME EE-255 EXAM 3 November 8, 2001 Instructor (circle one) Talavage Gray This exam consists of 16 multiple choice questions and one workout problem. Record all answers to the multiple choice questions
More information3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti
Inverter with active load It is the simplest gain stage. The dc gain is given by the slope of the transfer characteristics. Small signal analysis C = C gs + C gs,ov C 2 = C gd + C gd,ov + C 3 = C db +
More informationEKV MOS Transistor Modelling & RF Application
HP-RF MOS Modelling Workshop, Munich, February 15-16, 1999 EKV MOS Transistor Modelling & RF Application Matthias Bucher, Wladek Grabinski Electronics Laboratory (LEG) Swiss Federal Institute of Technology,
More informationASM-HEMT Model for GaN RF and Power Electronic Applications: Overview and Extraction
ASM-HEMT Model for GaN RF and Power Electronic Applications: Overview and Extraction June 27, 2016 Sheikh Aamir Ahsan Sudip Ghosh Yogesh Singh Chauhan IIT Kanpur Sourabh Khandelwal UC Berkeley MA Long
More informationElectronic Circuits Summary
Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent
More informationMetal-oxide-semiconductor field effect transistors (2 lectures)
Metal-ide-semiconductor field effect transistors ( lectures) MOS physics (brief in book) Current-voltage characteristics - pinch-off / channel length modulation - weak inversion - velocity saturation -
More informationHomework Assignment 09
Homework Assignment 09 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3-dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =
More informationSwitching circuits: basics and switching speed
ECE137B notes; copyright 2018 Switching circuits: basics and switching speed Mark Rodwell, University of California, Santa Barbara Amplifiers vs. switching circuits Some transistor circuit might have V
More informationECE 546 Lecture 10 MOS Transistors
ECE 546 Lecture 10 MOS Transistors Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu NMOS Transistor NMOS Transistor N-Channel MOSFET Built on p-type
More informationVrg Qgd Gdg Vrd Gate Rg Rd Vgd Vgs Qds Ids = f(vds,vgs,t Qgs Ids Vds Idiode_f = f(vds Idiode_r = f(vdiode_r,t Ggs Qds = f(vds,t Qgs = f(vgs,t Vrs Rs Q
Motorola s Electro Thermal (MET LDMOS Model 1. Description of the Model The MET LDMOS model [1] is an electro thermal model that can account for dynamic selfheating effects and was specifically tailored
More information55:041 Electronic Circuits The University of Iowa Fall Exam 2
Exam 2 Name: Score /60 Question 1 One point unless indicated otherwise. 1. An engineer measures the (step response) rise time of an amplifier as t r = 0.35 μs. Estimate the 3 db bandwidth of the amplifier.
More informationInsulated Gate Bipolar Transistor (IGBT)
BUK856-8A GENERAL DESCRIPTION QUICK REFERENCE DATA Fast-switching N-channel insulated SYMBOL PARAMETER MAX. UNIT gate bipolar power transistor in a plastic envelope. V CE Collector-emitter voltage 8 V
More informationECE 546 Lecture 11 MOS Amplifiers
ECE 546 Lecture MOS Amplifiers Spring 208 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine Amplifiers Definitions Used to increase
More informationBipolar Junction Transistor (BJT) - Introduction
Bipolar Junction Transistor (BJT) - Introduction It was found in 1948 at the Bell Telephone Laboratories. It is a three terminal device and has three semiconductor regions. It can be used in signal amplification
More information(Refer Slide Time: 1:49)
Analog Electronic Circuits Professor S. C. Dutta Roy Department of Electrical Engineering Indian Institute of Technology Delhi Lecture no 14 Module no 01 Midband analysis of FET Amplifiers (Refer Slide
More informationElectronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices
Electronic Circuits 1 Transistor Devices Contents BJT and FET Characteristics Operations 1 What is a transistor? Three-terminal device whose voltage-current relationship is controlled by a third voltage
More informationTOSHIBA Field Effect Transistor Silicon N Channel MOS Type (π-mosⅦ) TK6A50D
TOSHIBA Field Effect Transistor Silicon N Channel MOS Type (π-mosⅦ) TKAD TKAD Switching Regulator Applications Unit: mm Low drain-source ON-resistance: R DS (ON) =. Ω (typ.) High forward transfer admittance:
More informationNonlinear Vector Network Analyzer Applications
Nonlinear Vector Network Analyzer Applications presented by: Loren Betts and David Root Agilent Technologies Presentation Outline Nonlinear Vector Network Analyzer Applications (What does it do?) Device
More informationCapacitors Diodes Transistors. PC200 Lectures. Terry Sturtevant. Wilfrid Laurier University. June 4, 2009
Wilfrid Laurier University June 4, 2009 Capacitor an electronic device which consists of two conductive plates separated by an insulator Capacitor an electronic device which consists of two conductive
More informationOver Current Protection Circuits Voltage controlled DC-AC Inverters Maximum operating temperature of 175 C
Description United Silicon Carbide, Inc offers the xj series of high-performance SiC normally-on JFET transistors. This series exhibits ultra-low on resistance (R DS(ON) ) and gate charge (Q G ) allowing
More informationAn Integrated Overview of CAD/CAE Tools and Their Use on Nonlinear Network Design
An Integrated Overview of CAD/CAE Tools and Their Use on Nonlinear Networ Design José Carlos Pedro and Nuno Borges Carvalho Telecommunications Institute University of Aveiro International Microwave Symposium
More informationECE 342 Electronic Circuits. 3. MOS Transistors
ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More informationNONLINEAR MODELING OF RF/MICROWAVE CIRCUITS FOR MULTI-TONE SIGNAL ANALYSIS
NONLINEAR MODELING OF RF/MICROWAVE CIRCUITS FOR MULTI-TONE SIGNAL ANALYSIS José Carlos Pedro and Nuno Borges Carvalho e-mail: jcpedro@ieee.org and nborges@ieee.org Instituto de Telecomunicações Universidade
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationGP1M003A080H/ GP1M003A080F GP1M003A080HH/ GP1M003A080FH
Features Low gate charge 1% avalanche tested Improved dv/dt capability RoHS compliant Halogen free package JEDEC Qualification S = 88 V @T jmax = 3A R DS(ON) =. (max) @ = 1 V D G Absolute Maximum Ratings
More informationMP6901 MP6901. High Power Switching Applications. Hammer Drive, Pulse Motor Drive and Inductive Load Switching. Maximum Ratings (Ta = 25 C)
TOSHIBA Power Transistor Module Silicon Epitaxial Type (Darlington power transistor in ) High Power Switching Applications. Hammer Drive, Pulse Motor Drive and Inductive Load Switching. Industrial Applications
More informationDISCRETE SEMICONDUCTORS DATA SHEET. BFG541 NPN 9 GHz wideband transistor. Product specification File under Discrete Semiconductors, SC14
DISCRETE SEMICONDUCTORS DATA SHEET BFG4 File under Discrete Semiconductors, SC4 September 99 BFG4 FEATURES High power gain Low noise figure High transition frequency Gold metallization ensures excellent
More informationELEC 3908, Physical Electronics, Lecture 18. The Early Effect, Breakdown and Self-Heating
ELEC 3908, Physical Electronics, Lecture 18 The Early Effect, Breakdown and Self-Heating Lecture Outline Previous 2 lectures analyzed fundamental static (dc) carrier transport in the bipolar transistor
More informationDETAIL "A" #110 TAB (8 PLACES) X (4 PLACES) Y (3 PLACES) TH1 TH2 F O 1 F O 2 DETAIL "A"
MG6Q2YS6A Powerex, Inc., 2 E. Hillis Street, Youngwood, Pennsylvania 15697-1 (72) 925-7272 Compact IGBT Series Module 6 Amperes/ olts A D H J K DETAIL "A" C2E1 E2 C1 B E F W M F Outline Drawing and Circuit
More informationP-Channel Enhancement Mode Field Effect Transistor PARAMETERS/TEST CONDITIONS SYMBOL LIMITS UNITS
PRODUCT SUMMARY D V (BR)DSS R DS(ON) I D -4V 15mΩ -45A G 1. GATE 2. DRAIN 3. SOURCE ABSOLUTE MAXIMUM RATINGS (T A = 25 C Unless Otherwise Noted) PARAMETERS/TEST CONDITIONS SYMBOL LIMITS UNITS Drain-Source
More informationMMIX4B22N300 V CES. = 3000V = 22A V CE(sat) 2.7V I C90
Advance Technical Information High Voltage, High Gain BIMOSFET TM Monolithic Bipolar MOS Transistor (Electrically Isolated Tab) C G EC3 Symbol Test Conditions Maximum Ratings G3 C2 G2 E2C V CES = 25 C
More information2SJ280(L), 2SJ280(S)
Silicon P-Channel MOS FET November 1996 Application High speed power switching Features Low on-resistance High speed switching Low drive current 4 V gate drive device can be driven from 5 V source Suitable
More informationMicrowave Oscillators Design
Microwave Oscillators Design Oscillators Classification Feedback Oscillators β Α Oscillation Condition: Gloop = A β(jω 0 ) = 1 Gloop(jω 0 ) = 1, Gloop(jω 0 )=2nπ Negative resistance oscillators Most used
More informationT C MEASURED POINT G1 E1 E2 G2 W - (4 PLACES) G2 E2 E1 G1
CMDU-3KA Powerex, Inc., Hillis Street, Youngwood, Pennsylvania 15697-1 (7) 95-77 Dual IGBTMOD KA-Series Module Amperes/17 Volts B F A G T C MEASURED POINT M C L T - ( TYP.) N R Z CE1 E C1 C E AA S - (3
More informationFigure 1: MOSFET symbols.
c Copyright 2008. W. Marshall Leach, Jr., Professor, Georgia Institute of Technology, School of Electrical and Computer Engineering. The MOSFET Device Symbols Whereas the JFET has a diode junction between
More information250 P C = 25 C Power Dissipation 160 P C = 100 C Power Dissipation Linear Derating Factor
PDP TRENCH IGBT PD - 9634 IRG6B33UDPbF Features l Advanced Trench IGBT Technology l Optimized for Sustain and Energy Recovery Circuits in PDP Applications l Low V CE(on) and Energy per Pulse (E PULSE TM
More informationTOSHIBA Field Effect Transistor Silicon N Channel MOS Type (π MOSIII) 2SK2610
TOSHIBA Field Effect Transistor Silicon N Channel MOS Type (π MOSIII) Chopper Regulator, DC DC Converter and Motor Drive Applications Unit: mm Low drain source ON resistance : RDS (ON) = 2.3 Ω (typ.) High
More informationGeneral Purpose Transistors
General Purpose Transistors NPN and PNP Silicon These transistors are designed for general purpose amplifier applications. They are housed in the SOT 33/SC which is designed for low power surface mount
More informationIntroduction to CMOS RF Integrated Circuits Design
V. Voltage Controlled Oscillators Fall 2012, Prof. JianJun Zhou V-1 Outline Phase Noise and Spurs Ring VCO LC VCO Frequency Tuning (Varactor, SCA) Phase Noise Estimation Quadrature Phase Generator Fall
More informationLecture 11: J-FET and MOSFET
ENE 311 Lecture 11: J-FET and MOSFET FETs vs. BJTs Similarities: Amplifiers Switching devices Impedance matching circuits Differences: FETs are voltage controlled devices. BJTs are current controlled devices.
More informationELEC 3908, Physical Electronics, Lecture 19. BJT Base Resistance and Small Signal Modelling
ELEC 3908, Physical Electronics, Lecture 19 BJT Base Resistance and Small Signal Modelling Lecture Outline Lecture 17 derived static (dc) injection model to predict dc currents from terminal voltages This
More information2SJ332(L), 2SJ332(S)
Silicon P-Channel MOS FET November 1996 Application High speed power switching Features Low on-resistance High speed switching Low drive current 4 V gate drive device can be driven from V source Suitable
More informationIRGS4062DPbF IRGSL4062DPbF
INSULATED GATE BIPOLAR TRANSISTOR WITH ULTRAFAST SOFT RECOVERY DIODE Features Low V CE (ON) Trench IGBT Technology Low switching losses Maximum Junction temperature 175 C 5 µs short circuit SOA Square
More informationP-Channel Enhancement Mode Mosfet
WPM34 WPM34 P-Channel Enhancement Mode Mosfet Features Higher Efficiency Extending Battery Life Miniature SOT3-3 Surface Mount Package Super high density cell design for extremely low RDS (ON) http://www.willsemi.com
More informationAOP606 Complementary Enhancement Mode Field Effect Transistor
AOP66 Complementary Enhancement Mode Field Effect Transistor General Description The AOP66 uses advanced trench technology MOSFETs to provide excellent and low gate charge. The complementary MOSFETs may
More information50MT060ULS V CES = 600V I C = 100A, T C = 25 C. I27123 rev. C 02/03. Features. Benefits. Absolute Maximum Ratings Parameters Max Units.
"LOW SIDE CHOPPER" IGBT MTP Ultrafast Speed IGBT Features Gen. 4 Ultrafast Speed IGBT Technology HEXFRED TM Diode with UltraSoft Reverse Recovery Very Low Conduction and Switching Losses Optional SMT Thermistor
More information2SJ182(L), 2SJ182(S)
Silicon P-Channel MOS FET November 1996 Application High speed power switching Features Low on-resistance High speed switching Low drive current 4 V gate drive device Can be driven from V source Suitable
More informationEE105 Fall 2014 Microelectronic Devices and Circuits
EE05 Fall 204 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 5 Sutardja Dai Hall (SDH) Terminal Gain and I/O Resistances of BJT Amplifiers Emitter (CE) Collector (CC) Base (CB)
More informationChapter 4 Field-Effect Transistors
Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation
More informationCHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN. Hà Nội, 9/24/2012
1 CHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN Hà Nội, 9/24/2012 Chapter 3: MOSFET 2 Introduction Classifications JFET D-FET (Depletion MOS) MOSFET (Enhancement E-FET) DC biasing Small signal
More informationJFET Operating Characteristics: V GS = 0 V 14. JFET Operating Characteristics: V GS = 0 V 15
J Operating Characteristics: V GS = 0 V 14 V GS = 0 and V DS increases from 0 to a more positive voltage: Gate and Source terminals: at the same potential Drain: at positive potential => reverse biased
More informationECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION
ECE-343 Test : Feb 0, 00 6:00-8:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z
More informationEE 330. Lecture 35. Parasitic Capacitances in MOS Devices
EE 330 Lecture 35 Parasitic Capacitances in MOS Devices Exam 2 Wed Oct 24 Exam 3 Friday Nov 16 Review from Last Lecture Cascode Configuration Discuss V CC gm1 gm1 I B VCC V OUT g02 g01 A - β β VXX Q 2
More informationP-Channel Enhancement Mode Mosfet
WPM34 WPM34 P-Channel Enhancement Mode Mosfet Http://www.sh-willsemi.com Features Higher Efficiency Extending Battery Life Miniature SOT3-3 Surface Mount Package Super high density cell design for extremely
More informationIXBX50N360HV. = 3600V = 50A V CE(sat) 2.9V. BiMOSFET TM Monolithic Bipolar MOS Transistor High Voltage, High Frequency. Advance Technical Information
BiMOSFET TM Monolithic Bipolar MOS Transistor High Voltage, High Frequency Advance Technical Information S = 3V = A (sat) 2.9V Symbol Test Conditions Maximum Ratings S = 25 C to C 3 V V CGR = 25 C to C,
More informationIRGB4056DPbF. n-channel Lead Free Package INSULATED GATE BIPOLAR TRANSISTOR WITH ULTRAFAST SOFT RECOVERY DIODE
1 www.irf.com 4/11/8 PD - 97188A INSULATED GATE BIPOLAR TRANSISTOR WITH ULTRAFAST SOFT RECOVERY DIODE Features Low V CE (ON) Trench IGBT Technology C Low switching losses Maximum Junction temperature 17
More informationVidyalankar S.E. Sem. III [EXTC] Analog Electronics - I Prelim Question Paper Solution
. (a) S.E. Sem. [EXTC] Analog Electronics - Prelim Question Paper Solution Comparison between BJT and JFET BJT JFET ) BJT is a bipolar device, both majority JFET is an unipolar device, electron and minority
More informationIRGB30B60KPbF IRGS30B60KPbF IRGSL30B60KPbF
PD - 973 INSULATED GATE BIPOLAR TRANSISTOR Features Low VCE (on) Non Punch Through IGBT Technology 1µs Short Circuit Capability Square RBSOA G Positive VCE (on) Temperature Coefficient Maximum Junction
More informationAO4620 Complementary Enhancement Mode Field Effect Transistor
AO46 Complementary Enhancement Mode Field Effect Transistor General Description The AO46 uses advanced trench technology MOSFETs to provide excellent and low gate charge. The complementary MOSFETs may
More informationDISCRETE SEMICONDUCTORS DATA SHEET. BFR106 NPN 5 GHz wideband transistor. Product specification File under Discrete Semiconductors, SC14
DISCRETE SEMICONDUCTORS DATA SHEET File under Discrete Semiconductors, SC14 September 1995 DESCRIPTION PINNING NPN silicon planar epitaxial transistor in a plastic SOT3 envelope. It is primarily intended
More informationLecture 4: CMOS Transistor Theory
Introduction to CMOS VLSI Design Lecture 4: CMOS Transistor Theory David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Outline q Introduction q MOS Capacitor q
More informationAO3411 P-Channel Enhancement Mode Field Effect Transistor
January 23 AO3411 P-Channel Enhancement Mode Field Effect Transistor General Description The AO3411 uses advanced trench technology to provide excellent R DS(ON), low gate charge and operation with gate
More informationCLASS C. James Buckwalter 1
CLASS C James Buckwalter 1 Class-C Amplifier Like class-b, I quiescent = 0 Unlike class-b, conduction angle < 180 deg Gain is low since device is turned on for only a short period Iout Imax Vmin Vmax ut
More informationAbsolute Maximum Ratings Parameter Max. Units
PD - 97397A INSULATED GATE BIPOLAR TRANSISTOR WITH ULTRAFAST SOFT RECOVERY DIODE Features Low V CE (ON) Trench IGBT Technology Low switching losses 5 µs short circuit SOA Square RBSOA % of the parts tested
More informationCommon Drain Stage (Source Follower) Claudio Talarico, Gonzaga University
Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University Common Drain Stage v gs v i - v o V DD v bs - v o R S Vv IN i v i G C gd C+C gd gb B&D v s vv OUT o + V S I B R L C L v gs - C
More informationAON4605 Complementary Enhancement Mode Field Effect Transistor
AON5 Complementary Enhancement Mode Field Effect Transistor General Description The AON5 uses advanced trench technology to provide excellent R DS(ON) and low gate charge. The complementary MOSFETs form
More informationDISCRETE SEMICONDUCTORS DATA SHEET. BFQ19 NPN 5 GHz wideband transistor. Product specification File under Discrete Semiconductors, SC14
DISCRETE SEMICONDUCTORS DATA SHEET File under Discrete Semiconductors, SC14 September 1995 DESCRIPTION PINNING NPN transistor in a SOT89 plastic envelope intended for application in thick and thin-film
More informationGT10Q301 GT10Q301. High Power Switching Applications Motor Control Applications. Maximum Ratings (Ta = 25 C) Equivalent Circuit. Marking
GTQ TOSHIBA Insulated Gate Bipolar Transistor Silicon N Channel IGBT GTQ High Power Switching Applications Motor Control Applications Unit: mm Third-generation IGBT Enhancement mode type High speed: tf
More informationEE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)
EE05 Fall 205 Microelectronic Devices and Circuits Frequency Response Prof. Ming C. Wu wu@eecs.berkeley.edu 5 Sutardja Dai Hall (SDH) Amplifier Frequency Response: Lower and Upper Cutoff Frequency Midband
More informationCM300DY-24A. APPLICATION AC drive inverters & Servo controls, etc CM300DY-24A. IC...300A VCES V Insulated Type 2-elements in a pack
CM00DY-A CM00DY-A IC...00A CES... 0 Insulated Type -elements in a pack APPLICATION AC drive inverters & Servo controls, etc OUTLINE DRAWING & CIRCUIT DIAGRAM Dimensions in mm 8 9±0. -M6 NUTS G +1.0 0 0.
More informationIXBH42N170 IXBT42N170
High Voltage, High Gain BIMOSFET TM Monolithic Bipolar MOS Transistor S = V = 42A (sat) 2.8V Symbol Test Conditions Maximum Ratings TO-247 (IXBH) S = 25 C to 1 C V V CGR T J = 25 C to 1 C, R GE = 1MΩ V
More informationMOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA
MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the Field-Effect Transistor! Julius Lilienfeld filed a patent describing
More informationDATA SHEET. BFG31 PNP 5 GHz wideband transistor DISCRETE SEMICONDUCTORS Sep 12
DISCRETE SEMICONDUCTORS DATA SHEET Supersedes data of November 199 File under Discrete Semiconductors, SC14 1995 Sep 1 FEATURES High output voltage capability High gain bandwidth product Good thermal stability
More informationInducing Chaos in the p/n Junction
Inducing Chaos in the p/n Junction Renato Mariz de Moraes, Marshal Miller, Alex Glasser, Anand Banerjee, Ed Ott, Tom Antonsen, and Steven M. Anlage CSR, Department of Physics MURI Review 14 November, 2003
More informationL K K K K P P1 N GU EU GV EV GW EW GU GVGW GB E LABEL H H
Three Phase Converter + Three Phase Inverter + Brake A ( PLACES) G J L L L P P1 N GU EU GV EV GW EW GU GVGW GB E Q C R D LABEL D U B R S T S V 3 MAIN TERMINAL X P P1 Outline Drawing and Circuit Diagram
More informationOver current protection circuits Voltage controlled DC-AC inverters Maximum operating temperature of 175 C
Description United Silicon Carbide, Inc offers the high-performance G3 SiC normallyon JFET transistors. This series exhibits ultra-low on resistance (R DS(ON) ) and gate charge (Q G ) allowing for low
More informationMicroelectronic Devices and Circuits Lecture 9 - MOS Capacitors I - Outline Announcements Problem set 5 -
6.012 - Microelectronic Devices and Circuits Lecture 9 - MOS Capacitors I - Outline Announcements Problem set 5 - Posted on Stellar. Due net Wednesday. Qualitative description - MOS in thermal equilibrium
More informationFEATURES SYMBOL QUICK REFERENCE DATA
FEATURES SYMBOL QUICK REFERENCE DATA Trench technology Low on-state resistance Fast switching d g s V DSS = 2 V I D = 7.6 A R DS(ON) 23 mω GENERAL DESCRIPTION N-channel enhancement mode field-effect power
More informationIRGR3B60KD2PbF INSULATED GATE BIPOLAR TRANSISTOR WITH ULTRAFAST SOFT RECOVERY DIODE. n-channel. Absolute Maximum Ratings Parameter Max.
INSULATED GATE BIPOLAR TRANSISTOR WITH ULTRAFAST SOFT RECOVERY DIODE Features Low VCE (on) Non Punch Through IGBT Technology. Low Diode VF. µs Short Circuit Capability. Square RBSOA. Ultrasoft Diode Reverse
More informationFEATURES SYMBOL QUICK REFERENCE DATA
FEATURES SYMBOL QUICK REFERENCE DATA Trench technology Low on-state resistance Fast switching Low thermal resistance g d s V DSS = V I D = 8 A R DS(ON) 9 mω GENERAL DESCRIPTION N-channel enhancement mode
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More information225 P C = 25 C Power Dissipation 40 P C = 100 C Power Dissipation Linear Derating Factor
PDP TRENCH IGBT PD - 962 Features l Advanced Trench IGBT Technology l Optimized for Sustain and Energy Recovery circuits in PDP applications l Low V CE(on) and Energy per Pulse (E PULSE TM ) for improved
More informationHigh-Efficiency Wideband Class-F Power Amplifier with Electronically Tunable Resonant Network
Wright State University CORE Scholar Browse all Theses and Dissertations Theses and Dissertations 2015 High-Efficiency Wideband Class-F Power Amplifier with Electronically Tunable Resonant Network Alex
More informationR. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition. Figures for Chapter 6
R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition Figures for Chapter 6 Free electron Conduction band Hole W g W C Forbidden Band or Bandgap W V Electron energy Hole Valence
More informationCMOS Analog Circuits
CMOS Analog Circuits L6: Common Source Amplifier-1 (.8.13) B. Mazhari Dept. of EE, IIT Kanpur 19 Problem statement : Design an amplifier which has the following characteristics: + CC O in R L - CC A 100
More informationCM400DY-24A. APPLICATION AC drive inverters & Servo controls, etc CM400DY-24A. IC...400A VCES V Insulated Type 2-elements in a pack
CM00DY-A CM00DY-A IC...00A CES... 0 Insulated Type -elements in a pack APPLICATION AC drive inverters & Servo controls, etc OUTLINE DRAWING & CIRCUIT DIAGRAM Dimensions in mm 9±0. G 80 6±0. CE E C G E
More informationDistributed by: www.jameco.com 1-8-831-4242 The content and copyrights of the attached material are the property of its owner. BSC22N3S G OptiMOS 2 Power-Transistor Features Fast switching MOSFET for SMPS
More informationSD2902. RF POWER TRANSISTORS HF/VHF/UHF N-CHANNEL MOSFETs
SD292 RF POWER TRANSISTORS HF/VHF/UHF N-CHANNEL MOSFETs GOLD METALLIZATION COMMON SOURCE CONFIGURATION 2 - MHz WATTS 28 VOLTS 12. db MIN. AT 4 MHz CLASS A OR AB OPERATION EXCELLENT THERMAL STABILITY DESCRIPTION
More information