DATASHEET HI-506, HI-507, HI-508, HI-509. Features. Applications. Single 16 and 8/Differential 8-Channel and 4-Channel CMOS Analog Multiplexers
|
|
- Reynold Hunt
- 6 years ago
- Views:
Transcription
1 DTSHEET HI-506, HI-507, HI-508, HI-509 Single 16 and 8/Differential 8-Channel and 4-Channel CMOS nalog Multiplexers FN3142 Rev The HI-506/HI-507 and HI-508/HI-509 monolithic CMOS multiplexers each include an array of sixteen and eight analog switches respectively, a digital decoder circuit for channel selection, voltage reference for logic thresholds, and an enable input for device selection when several multiplexers are present. The Dielectric Isolation (DI) process used in fabrication of these devices eliminates the problem of latchup. DI also offers much lower substrate leakage and parasitic capacitance than conventional junction isolated CMOS (see pplication Note N520). The switching threshold for each digital input is established by an internal +5V reference, providing a guaranteed minimum 2.4V for logic 1 and maximum 0.8V for logic 0. This allows direct interface without pullup resistors to signals from most logic families: CMOS, TTL, DTL and some PMOS. For protection against transient overvoltage, the digital inputs include a series 200 resistor and diode clamp to each supply. The HI-506 is a single 16-channel, the HI-507 is an 8-channel differential, the HI-508 is a single 8-channel and the HI-509 is a 4-channel differential multiplexer. If input overvoltages are present, the HI-546/HI-547/HI-548/ HI-549 multiplexers are recommended. Features Pb-Free vailable (RoHS Compliant) (See Ordering Info) Low ON Resistance Wide nalog Signal Range ±15V TTL/CMOS Compatible ccess Time ns Maximum Power Supply V Break-Before-Make Switching No Latch-Up Replaces DG506/DG506 and DG507/DG507 Replaces DG508/DG508 and DG509/DG509 pplications Data cquisition Systems Precision Instrumentation Demultiplexing Selector Switch FN3142 Rev Page 1 of 25
2 Ordering Information PRT NUMBER PRT MRKING TEMP. RNGE ( C) PCKGE PKG. DWG. # HI HI to Ld CERDIP F28.6 HI4P0506-5Z (Note 1) HI4P 506-5Z 0 to Ld PLCC (Pb-free) N28.45 HI9P0506-9Z (Note 1) HI9P506-9Z -40 to Ld SOIC (Pb-free) M28.3 HI Z (No longer available, recommended replacement: HI Z) HI Z 0 to Ld PDIP (Note 3) (Pb-free) E28.6 HI HI to Ld CERDIP F16.3 HI Z (Note 1) HI Z 0 to Ld PDIP (Note 3) (Pb-free) E16.3 HI9P0508-5Z (Notes 1, 2) HI9P508-5Z 0 to Ld SOIC (Pb-free) M16.15 HI9P0508-9Z (Note 1) HI9P508-9Z -40 to Ld SOIC (Pb-free) M16.15 HI HI to Ld CERDIP F16.3 HI4P0509-5Z (Notes 1, 2) (No longer available, recommended replacement: DG409DYZ) HI4P 509-5Z 0 to Ld PLCC (Pb-free) N20.35 NOTES: 1. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate PLUS NNEL - e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD dd 96 suffix for tape and reel. Please refer to TB347 for details on reel specifications. 3. Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications. FN3142 Rev Page 2 of 25
3 Pinouts HI-506 (CERDIP, SOIC) TOP VIEW HI-506 (PLCC) TOP VIEW +V SUPPLY V SUPPLY IN 16 +V SUPPLY -V SUPPLY IN 8 IN IN 8 IN 7 IN IN 7 IN 15 IN 14 IN 13 IN IN 6 IN 5 IN 4 IN 3 IN 14 IN 13 IN IN 6 IN 5 IN 4 IN IN 2 IN IN 3 IN 10 IN 9 GND IN 1 ENBLE DDRESS 0 DDRESS 1 IN 10 IN IN 2 IN 1 DDRESS DDRESS 2 GND ENBLE HI-507 (PDIP, CERDIP) TOP VIEW HI-508 (PDIP, CERDIP, SOIC) TOP VIEW +V SUPPLY B IN 8B IN 7B IN 6B IN 5B IN 4B IN 3B V SUPPLY IN 8 IN 7 IN 6 IN 5 IN 4 IN 3 IN 2 0 ENBLE -V SUPPLY IN 1 IN 2 IN 3 IN GND 13 +V SUPPLY 12 IN 5 11 IN 6 10 IN 7 9 IN 8 IN 2B IN 1 IN 1B ENBLE GND DDRESS DDRESS DDRESS 2 FN3142 Rev Page 3 of 25
4 Pinouts (Continued) HI-509 (PDIP, CERDIP, SOIC) TOP VIEW HI-509 (PLCC) TOP VIEW 0 ENBLE GND ENBLE 0 1 GND -V SUPPLY V SUPPLY IN 1 IN 2 IN 3 IN IN 1B IN 2B IN 3B IN 4B B -V SUPPLY IN 1 IN V SUPPLY IN 1B IN 2B IN IN 3B IN 4 B IN 4B FN3142 Rev Page 4 of 25
5 Truth Tables HI EN ON CHNNEL X X X X L None L L L L H 1 L L L H H 2 L L H L H 3 L L H H H 4 L H L L H 5 L H L H H 6 L H H L H 7 L H H H H 8 HI EN ON CHNNEL X X X L None L L L H 1 L L H H 2 L H L H 3 L H H H 4 H L L H 5 H L H H 6 H H L H 7 H H H H 8 H L L L H 9 H L L H H 10 H L H L H 11 H L H H H 12 H H L L H 13 H H L H H 14 H H H L H 15 H H H H H 16 HI EN ON CHNNEL PIR X X L None L L H 1 L H H 2 H L H 3 H H H 4 HI EN ON CHNNEL X X X L None L L L H 1 L L H H 2 L H L H 3 L H H H 4 H L L H 5 H L H H 6 H H L H 7 H H H H 8 FN3142 Rev Page 5 of 25
6 Functional Diagrams HI-506 HI-507 IN 1 IN 1 IN 2 DECODER/ DRIVER IN 8 IN 1B B IN 16 5V REF LEVEL SHIFT IN 8B DECODER/ DRIVER DIGITL INPUT PROTECTION EN 5V REF DIGITL INPUT PROTECTION LEVEL SHIFT EN HI-508 HI-509 IN 1 IN 1 IN 2 DECODER/ DRIVER IN 4 IN 1B B IN 8 5V REF LEVEL SHIFT IN 4B DECODER/ DRIVER DIGITL INPUT PROTECTION EN 5V REF DIGITL INPUT PROTECTION LEVEL SHIFT 0 1 EN FN3142 Rev Page 6 of 25
7 Schematic Diagrams DDRESS DECODER V+ P P P P P P P N N N TO P-CHNNEL DEVICE OF THE SWITCH 0 OR 0 N 2 OR 2 1 OR 1 N N TO N-CHNNEL DEVICE OF THE SWITCH 3 OR 3 N ENBLE DELETE 3 OR 3 INPUT FOR HI-507, HI-508, HI-509 DELETE 2 OR 2 INPUT FOR HI-509 V- DDRESS INPUT BUFFER LEVEL SHIFTER P3 V+ V+ D1 P1 N1 P4 P5 P6 P7 P8 P9 P D2 V L V R P2 N4 N6 N7 N8 N9 N10 V- N2 N5 IN N3 V- LL N-CHNNEL BODIES TO V- LL P-CHNNEL BODIES TO V+ UNLESS OTHERWISE INDICTED TTL REFEREE CIRCUIT MULTIPLEX SWITCH P15 Q1P Q2P Q3P V+ Q4P FROM DECODE N18 Q5N Q6N Q8N IN V+ N19 N17 V L N12 R2 16.8k P17 Q11P Q7P Q10N Q9P N13 N14 N15 D3 R3 6.8k Q12N P16 V R P18 V- V- GND FROM DECODE FN3142 Rev Page 7 of 25
8 bsolute Maximum Ratings V+ to V V V+ to GND V V- to GND V Digital Input Voltage (V EN, V )..... (V-) -4V to (V+) +4V or 20m, Whichever Occurs First nalog Signal (V IN, V, Note 5) (V-) -2V to (V+) +2V Continuous Current, In or Out m Peak Current, In or Out (Pulsed 1ms, 10% Duty Cycle Max). 40m Operating Conditions Temperature Ranges HI-50X C to +125 C HI-50X C to +85 C HI-50X C to +75 C HI-50X C to +85 C Typical Minimum Supply Voltage V or Single 20V Thermal Information Thermal Resistance (Typical, Note 4) J ( C/W) JC ( C/W) 16 Ld CERDIP Package Ld SOIC Package N/ 16 Ld PDIP Package N/ 20 Ld PLCC Package N/ 28 Ld CERDIP Package Ld PDIP Package N/ 28 Ld SOIC Package N/ 28 Ld PLCC Package N/ Maximum Junction Temperature Ceramic Packages C Plastic Packages C Maximum Storage Temperature Range C to +150 C Pb-free reflow profile see link below CUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty. NOTE: 4. J is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details. 5. Signals on IN or exceeding V+ or V- are clamped by internal diodes. Limit resulting current to maximum current ratings. If an overvoltage condition is anticipated (analog input exceeds either power supply voltage), the Intersil HI-546/HI-547/HI-548/HI-549 multiplexers are recommended. Electrical Specifications Supplies = +15V, -15V; V H (Logic Level High) = 2.4V; V L (Logic Level Low) = 0.8V, Unless Otherwise Specified. For Test Conditions, Consult Test Circuits Section -2-4, -5, -9 PRMETER TEST CONDITIONS TEMP ( C) MIN (Note 11) TYP MX MIN (Note 11) TYP MX UNITS DYNMIC CHRCTERISTICS ccess Time, t ns Full ns Break-Before-Make Delay, t OPEN ns Enable Delay (ON), t ON(EN) ns Full ns Enable Delay (OFF), t OFF(EN) ns Full ns Settling Time, t S To 0.1% s (HI-506 and HI-507) To 0.01% s Settling Time, t S To 0.1% ns (HI-508 and HI-509) To 0.01% ns Off Isolation Note db Channel Input Capacitance, C S(OFF) pf Channel Output Capacitance, C D(OFF) HI pf HI pf HI pf HI pf Digital Input Capacitance, C pf Input to Output Capacitance, C DS(OFF) pf DIGITL INPUT CHRCTERISTICS Input Low Threshold, V L Full V Input High Threshold, V H Full V FN3142 Rev Page 8 of 25
9 Electrical Specifications Supplies = +15V, -15V; V H (Logic Level High) = 2.4V; V L (Logic Level Low) = 0.8V, Unless Otherwise Specified. For Test Conditions, Consult Test Circuits Section (Continued) PRMETER TEST CONDITIONS TEMP ( C) -2-4, -5, -9 MIN (Note 11) TYP MX MIN (Note 11) TYP MX Input Leakage Current Note 8 Full (High or Low), I NLOG CHNNEL CHRCTERISTICS nalog Signal Range, V IN Full V On Resistance, r ON Note r ON, (ny Two Channels) % Off Input Leakage Current, I S(OFF) Note n Full n Off Output Leakage Current, Note n I D(OFF ) HI-506 Full n HI-507 Full n HI-508 Full n HI-509 Full n On Channel Leakage Current, I D(ON) Note n HI-506 Full n HI-507 Full n HI-508 Full n HI-509 Full n Differential Off Output Leakage Current, I DIFF Full n (HI-507, HI-509 Only) POWER SUPPLY CHRCTERISTICS Current, I+ HI-506/HI-507 Note 10 Full m HI-508/HI-509 Note 10 Full m Current, I- HI-506/HI-507 Note 10 Full m HI-508/HI-509 Note 10 Full m Power Dissipation, P D HI-506/HI-507 Full mw HI-508/HI-509 Full mw NOTES: 6. V = ±10V, I = +1m n is the practical lower limit for high speed measurement in the production test environment. 8. Digital input leakage is primarily due to the clamp diodes (see Schematic). Typical leakage is less than 1n at +25 C. 9. V EN = 0.8V, R L = 1k, C L = 15pF, V S = 7V RMS, f = 100kHz. 10. V EN, V = 0V or 2.4V. 11. Parts are 100% tested at +25 C. Over-temperature limits established by characterization and are not production tested. UNITS FN3142 Rev Page 9 of 25
10 Test Circuits and Waveforms T = +25 C, V SUPPLY = ±15V, V H = 2.4V, V L = 0.8V, Unless Otherwise Specified 1m V 2 IN V IN ron = V 2 1m FIGURE 1. TEST CIRCUIT ON RESISTE ( ) C +25 C -55 C NORMLIZED RESISTE (REFERRED TO VLUE T 15V) C TO +125 C V IN = 0V NLOG INPUT (V) SUPPLY VOLTGE ( V) FIGURE 1B. ON RESISTE vs NLOG INPUT VOLTGE FIGURE 1C. NORMLIZED ON RESISTE vs SUPPLY VOLTGE FIGURE 1. ON RESISTE 100n 10n OFF PUT LEKGE CURRENT I D(OFF) LEKGE CURRENT 1n 100p I D(ON) OFF INPUT LEKGE CURRENT I S(OFF) 10V EN 0.8V I D(OFF) 10V 10p TEMPERTURE ( C) FIGURE 2. LEKGE CURRENT vs TEMPERTURE FIGURE 2B. I D(OFF) TEST CIRCUIT (NOTE 12) FN3142 Rev Page 10 of 25
11 Test Circuits and Waveforms T = +25 C, V SUPPLY = ±15V, V H = 2.4V, V L = 0.8V, Unless Otherwise Specified (Continued) I S(OFF) EN 0.8V 0 1 EN I D(ON) 10V +10V +10V 10V 2.4V FIGURE 2C. I S(OFF) TEST CIRCUIT (NOTE 12) FIGURE 2D. I D(ON) TEST CIRCUIT (NOTE 12) FIGURE 2. LEKGE CURRENTS NOTE: 12. Two measurements per channel: ±10V and +10V. (Two measurements per device for I D(OFF) ±10V and +10V) C SWITCH CURRENT (m) C +25 C V IN VOLTGE CROSS SWITCH ( V) FIGURE 3. ON CHNNEL CURRENT vs VOLTGE FIGURE 3. ON CHNNEL CURRENT FIGURE 3B. TEST CIRCUIT 8 +15V/+10V +I SUPPLY V SUPPLY = 15V SUPPLY CURRENT (m) k V SUPPLY = 10V 10k 100k 1M 10M TOGGLE FREQUEY (Hz) V V EN GND HIGH = 3.5V V LOW = 0V 50% DUTY CYCLE Similar connection for HI-507/ HI-508/HI-509 V+ 3 IN 1 HI IN 2 THRU 1 IN 7/15 0 IN 8/16 V- -I SUPPLY -15V/-10V 10V/ 5V +10V/+5V M pf FIGURE 4. SUPPLY CURRENT vs TOGGLE FREQUEY FIGURE 4. DYNMIC SUPPLY CURRENT FIGURE 4B. TEST CIRCUIT FN3142 Rev Page 11 of 25
12 Test Circuits and Waveforms T = +25 C, V SUPPLY = ±15V, V H = 2.4V, V L = 0.8V, Unless Otherwise Specified (Continued) +15V V+ IN 1 10V CCESS TIME (ns) V V 2 IN 2 THRU IN 7/15 1 HI IN 16 EN GND V- +10V k pf -15V LOGIC LEVEL (HIGH) (V) Similar connection for HI-507/ HI-508/HI-509 FIGURE 5. CCESS TIME vs LOGIC LEVEL (HIGH) FIGURE 5B. TEST CIRCUIT 50% 3.5V DDRESS DRIVE (V ) 0V V INPUT 2V/DIV. S 1 ON +10V 10% PUT -10V PUT 5V/DIV. t S 16 ON FIGURE 5C. MESUREMENT POINTS FIGURE 5. CCESS TIME 200ns/DIV. FIGURE 5D. WVEFORMS +15V 3 2 V+ HI-506 IN 1 +5V V 50 1 IN 2 THRU IN 7/IN 15 IN 8 /16 3.5V 0 EN GND V- 200 V 50pF -15V Similar connection for HI-507/HI-508/HI-509 FIGURE 6. TEST CIRCUIT FN3142 Rev Page 12 of 25
13 Test Circuits and Waveforms T = +25 C, V SUPPLY = ±15V, V H = 2.4V, V L = 0.8V, Unless Otherwise Specified (Continued) 3.5V V INPUT 2V/DIV. 0V DDRESS DRIVE (V ) S 1 ON S 16 ON PUT PUT 1V/DIV. 50% 50% t OPEN 100ns/DIV. FIGURE 6B. MESUREMENT POINTS FIGURE 6. BREK-BEFORE-MKE DELY FIGURE 6C. WVEFORMS +15V V+ HI-506 IN 1 IN 2 THRU IN 7/IN 15 IN 8 /16 +10V V 50 0 EN GND V- 200 V 50pF -15V Similar connection for HI-507/HI-508/HI-509 FIGURE 7. TEST CIRCUIT 50% 3.5V 50% ENBLE DRIVE (V ) ENBLE DRIVE 2V/DIV. 0V 90% PUT DISBLED ENBLED (S 1 ON) t ON(EN) 10% 0V PUT 2V/DIV. t OFF(EN) 100ns/DIV FIGURE 7B. MESUREMENT POINTS FIGURE 7. ENBLE DELYS FIGURE 7C. WVEFORMS FN3142 Rev Page 13 of 25
14 Typical Performance Curves T = 25 C, V SUPPLY = 15V, V H = 2.4V, V L = 0.8V, Unless Otherwise Specified INPUT LOGIC THRESHOLD (V) POWER SUPPLY VOLTGE ( V) (V S ), (V D ) OFF ISOLTION (db) V EN = 0V C LOD = 28pF V S = 7V RMS R L = 1k R L = 10M FREQUEY (Hz) FIGURE 8. LOGIC THRESHOLD vs POWER SUPPLY VOLTGE FIGURE 9. OFF ISOLTION vs FREQUEY 3 3 POWER SUPPLY CURRENT (m) 2 1 V EN = 0V V EN = 2.4V POWER SUPPLY CURRENT (m) 2 1 EN = 5V EN = 0V TEMPERTURE ( C) TEMPERTURE ( C) FIGURE 10. HI-506/HI-507 FIGURE 10B. HI-508/HI-509 FIGURE 10. POWER SUPPLY CURRENT vs TEMPERTURE FN3142 Rev Page 14 of 25
15 Die Characteristics METLLIZTION: Type: Cul Thickness: 16kÅ ±2kÅ SUBSTRTE POTENTIL (NOTE): -V SUPPLY PSSIVTION: Type: Nitride/Silox Nitride Thickness: 3.5kÅ ±1kÅ Silox Thickness: 12kÅ ±2kÅ WORST CSE CURRENT DENSITY: 1.4 x 10 5 /cm 2 TRNSISTOR COUNT: 421 PROCESS: CMOS-DI NOTE: The substrate appears resistive to the -V SUPPLY terminal, therefore it may be left floating (Insulating Die Mount) or it may be mounted on a conductor at -V SUPPLY potential. Metallization Mask Layout HI-506 HI-507 EN GND EN GND IN 1 IN 9 IN 1 IN 1B IN 2 IN 10 IN 2 IN 2B IN 3 IN 11 IN 3 IN 3B IN 4 IN 12 IN 4 IN 4B IN 5 IN 13 IN 5 IN 5B IN 6 IN 14 IN 6 IN 6B IN 7 IN 15 IN 7 IN 7B IN 8 IN 16 IN 8 IN 8B -V +V -V +V B FN3142 Rev Page 15 of 25
16 Die Characteristics METLLIZTION: Type: Cul Thickness: 16kÅ 2kÅ SUBSTRTE POTENTIL (NOTE): -V SUPPLY PSSIVTION: Type: Nitride/Silox Nitride Thickness: 3.5kÅ 1kÅ Silox Thickness: 12kÅ 2kÅ WORST CSE CURRENT DENSITY: 1.4 x 10 5 /cm 2 TRNSISTOR COUNT: 234 PROCESS: CMOS-DI NOTE: The substrate appears resistive to the -V SUPPLY terminal, therefore it may be left floating (Insulating Die Mount) or it may be mounted on a conductor at -V SUPPLY potential. Metallization Mask Layout HI-508 HI-509 EN GND EN 0 1 GND -V SUP +V SUP -V SUP +V SUP IN 1 IN 5 IN 1 IN 1B IN 2 IN 6 IN 2 IN 2B IN 3 IN 3 IN 7 IN 3B IN 4 IN 8 IN 4 B IN 4B FN3142 Rev Page 16 of 25
17 Revision History The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision. DTE REVISION CHNGE May 24, 2016 FN Updated ordering information table on page 2. ugust 7, 2015 FN Updated ordering information table on page 2. dded Revision History and bout Intersil sections. Updated M28.3 to most recent revision with change as follows: dded land pattern bout Intersil Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets. For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at You may report errors or suggestions for improving this datasheet by visiting Reliability reports are also available from our website at FN3142 Rev Page 17 of 25
18 Dual-In-Line Plastic Packages (PDIP) INDEX RE BSE PLNE SETING PLNE D1 B1 -C- -- N N/2 B D e D1 E1 NOTES: 1. Controlling Dimensions: IH. In case of conflict between English and Metric dimensions, the inch dimensions control. 2. Dimensioning and tolerancing per NSI Y14.5M Symbols are defined in the MO Series Symbol List in Section 2.2 of Publication No Dimensions, 1 and L are measured with the package seated in JE- DEC seating plane gauge GS D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed inch (0.25mm). 6. E and e are measured with the leads constrained to be perpendicular to datum -C-. 7. e B and e C are measured at the lead tips with the leads unconstrained. e C must be zero or greater. 8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed inch (0.25mm). 9. N is the maximum number of terminal positions. 10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of inch ( mm). -B (0.25) M C 2 L B S e C E C L e C e B E16.3 (JEDEC MS-001-BB ISSUE D) 16 LED DUL-IN-LINE PLSTIC PCKGE IHES MILLIMETERS SYMBOL MIN MX MIN MX NOTES B B , 10 C D D E E e BSC 2.54 BSC - e BSC 7.62 BSC 6 e B L N Rev. 0 12/93 FN3142 Rev Page 18 of 25
19 Dual-In-Line Plastic Packages (PDIP) INDEX RE BSE PLNE SETING PLNE D1 B1 -C- -- N N/2 B D e D1 E1 NOTES: 1. Controlling Dimensions: IH. In case of conflict between English and Metric dimensions, the inch dimensions control. 2. Dimensioning and tolerancing per NSI Y14.5M Symbols are defined in the MO Series Symbol List in Section 2.2 of Publication No Dimensions, 1 and L are measured with the package seated in JEDEC seating plane gauge GS D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed inch (0.25mm). 6. E and e are measured with the leads constrained to be perpendicular to datum -C-. 7. e B and e C are measured at the lead tips with the leads unconstrained. e C must be zero or greater. 8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed inch (0.25mm). 9. N is the maximum number of terminal positions. 10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of inch ( mm). -B (0.25) M C 2 L B S e C E C L e C e B E28.6 (JEDEC MS-011-B ISSUE B) 28 LED DUL-IN-LINE PLSTIC PCKGE IHES MILLIMETERS SYMBOL MIN MX MIN MX NOTES B B C D D E E e BSC 2.54 BSC - e BSC BSC 6 e B L N Rev. 1 12/00 FN3142 Rev Page 19 of 25
20 Ceramic Dual-In-Line Frit Seal Packages (CERDIP) BSE PLNE SETING PLNE S1 b2 ccc M bbb S b C - B Q -C- -B- C - B S D e D S -D- -- NOTES: 1. Index area: notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer s identification shall not be used as a pin one identification mark. 2. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied. 3. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness. 4. Corner leads (1, N, N/2, and N/2+1) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2. 5. This dimension allows for off-center lid, meniscus, and glass overrun. 6. Dimension Q shall be measured from the seating plane to the base plane. 7. Measure dimension S1 at all four corners. 8. N is the maximum number of terminal positions. 9. Dimensioning and tolerancing per NSI Y14.5M Controlling dimension: IH. E L M c1 e/2 S D S aaa M C - B LED FINISH BSE METL b1 M (b) SECTION - S e c D S (c) F16.3 MIL-STD-1835 GDIP1-T16 (D-2, CONFIGURTION ) 16 LED CERMIC DUL-IN-LINE FRIT SEL PCKGE IHES MILLIMETERS SYMBOL MIN MX MIN MX NOTES b b b b c c D E e BSC 2.54 BSC - e BSC 7.62 BSC - e/ BSC 3.81 BSC - L Q S o 105 o 90 o 105 o - aaa bbb ccc M , 3 N Rev. 0 4/94 FN3142 Rev Page 20 of 25
21 Ceramic Dual-In-Line Frit Seal Packages (CERDIP) BSE PLNE SETING PLNE S1 b2 ccc M bbb S b C - B Q -C- -B- C - B S D e D S -D- -- NOTES: 1. Index area: notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer s identification shall not be used as a pin one identification mark. 2. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied. 3. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness. 4. Corner leads (1, N, N/2, and N/2+1) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2. 5. This dimension allows for off-center lid, meniscus, and glass overrun. 6. Dimension Q shall be measured from the seating plane to the base plane. 7. Measure dimension S1 at all four corners. 8. N is the maximum number of terminal positions. 9. Dimensioning and tolerancing per NSI Y14.5M Controlling dimension: IH. E L M c1 e/2 S D S aaa M C - B LED FINISH BSE METL b1 M (b) SECTION - S e c D S (c) F28.6 MIL-STD-1835 GDIP1-T28 (D-10, CONFIGURTION ) 28 LED CERMIC DUL-IN-LINE FRIT SEL PCKGE IHES MILLIMETERS SYMBOL MIN MX MIN MX NOTES b b b b c c D E e BSC 2.54 BSC - e BSC BSC - e/ BSC 7.62 BSC - L Q S o 105 o 90 o 105 o - aaa bbb ccc M , 3 N Rev. 0 4/94 FN3142 Rev Page 21 of 25
22 Small Outline Plastic Packages (SOIC) N INDEX RE e D B 0.25(0.010) M C M E -B- -- -C- SETING PLNE B S H 0.25(0.010) M B (0.004) NOTES: 1. Symbols are defined in the MO Series Symbol List in Section 2.2 of Publication Number Dimensioning and tolerancing per NSI Y14.5M Dimension D does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side. 4. Dimension E does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side. 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area. 6. L is the length of terminal for soldering to a substrate. 7. N is the number of terminal positions. 8. Terminal numbers are shown for reference only. 9. The lead width B, as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch). 10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact. L M h x 45 C M16.15 (JEDEC MS-012-C ISSUE C) 16 LED NRROW BODY SMLL LINE PLSTIC PCKGE IHES MILLIMETERS SYMBOL MIN MX MIN MX NOTES B C D E e BSC 1.27 BSC - H h L N Rev. 1 6/05 FN3142 Rev Page 22 of 25
23 Small Outline Plastic Packages (SOIC) N INDEX RE D e B 0.25(0.010) M C M E -B- -- -C- SETING PLNE B S H 0.25(0.010) M B 1 a 0.10(0.004) L M h x 45o C M28.3 (JEDEC MS-013-E ISSUE C) 28 LED WIDE BODY SMLL LINE PLSTIC PCKGE IHES MILLIMETERS SYMBOL MIN MX MIN MX NOTES B C D E e 0.05 BSC 1.27 BSC - H h L N o 8 o 0 o 8 o - Rev. 1, 1/13 TYPICL RECOMMENDED LND PTTERN (1.50mm) (9.38mm) (1.27mm TYP) (0.51mm TYP) NOTES: 1. Symbols are defined in the MO Series Symbol List in Section 2.2 of Publication Number Dimensioning and tolerancing per NSI Y14.5M Dimension D does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side. 4. Dimension E does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side. 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area. 6. L is the length of terminal for soldering to a substrate. 7. N is the number of terminal positions. 8. Terminal numbers are shown for reference only. 9. The lead width B, as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch) 10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact. FN3142 Rev Page 23 of 25
24 Plastic Leaded Chip Carrier Packages (PLCC) (1.07) (1.22) PIN (1) IDENTIFIER D1 D (0.51) MX 3 PLCS (0.66) (0.81) C L (1.07) (1.42) (1.27) TP E1 E C L (0.33) (0.53) (0.10) C (0.64) (1.14) R D2/E2 D2/E2 VIEW (0.51) MIN SETING PLNE N20.35 (JEDEC MS-018 ISSUE ) 20 LED PLSTIC LEDED CHIP CRRIER PCKGE IHES MILLIMETERS SYMBOL MIN MX MIN MX NOTES D D D , 5 E E E , 5 N Rev. 2 11/ (1.14) MIN VIEW TYP (0.64) MIN -C- NOTES: 1. Controlling dimension: IH. Converted millimeter dimensions are not necessarily exact. 2. Dimensions and tolerancing per NSI Y14.5M Dimensions D1 and E1 do not include mold protrusions. llowable mold protrusion is inch (0.25mm) per side. Dimensions D1 and E1 include mold mismatch and are measured at the extreme material condition at the body parting line. 4. To be measured at seating plane -C- contact point. 5. Centerline to be determined where center leads exit plastic body. 6. N is the number of terminal positions. FN3142 Rev Page 24 of 25
25 Plastic Leaded Chip Carrier Packages (PLCC) (1.07) (1.22) PIN (1) IDENTIFIER D1 D (0.51) MX 3 PLCS (0.66) (0.81) C L (1.07) (1.42) (1.27) TP E1 E C L (0.33) (0.53) (0.10) C (0.64) (1.14) R D2/E2 D2/E2 VIEW NOTES: 1. Controlling dimension: IH. Converted millimeter dimensions are not necessarily exact. 2. Dimensions and tolerancing per NSI Y14.5M Dimensions D1 and E1 do not include mold protrusions. llowable mold protrusion is inch (0.25mm) per side. Dimensions D1 and E1 include mold mismatch and are measured at the extreme material condition at the body parting line. 4. To be measured at seating plane -C- contact point. 5. Centerline to be determined where center leads exit plastic body. 6. N is the number of terminal positions. -C (0.51) MIN SETING PLNE N28.45 (JEDEC MS-018B ISSUE ) 28 LED PLSTIC LEDED CHIP CRRIER PCKGE IHES MILLIMETERS SYMBOL MIN MX MIN MX NOTES D D D , 5 E E E , 5 N Rev. 2 11/ (1.14) MIN VIEW TYP (0.64) MIN Copyright Intersil mericas LLC ll Rights Reserved. ll trademarks and registered trademarks are the property of their respective owners. For additional products, see Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. ccordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see FN3142 Rev Page 25 of 25
DATASHEET HI-390. Features. Ordering Information. Pinout Switch States shown for a Logic 1 Input. Applications. Functional Diagram
HI-39 Dual SPDT CMOS nalog Switch NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLCEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc DTSHEET FN7 Rev 1. ugust The Hl-39
More informationDG211. Features. SPST 4-Channel Analog Switch. Part Number Information. Functional Block Diagrams. Pinout. Data Sheet December 21, 2005 FN3118.
Data Sheet FN3118.4 SPST 4-Channel Analog Switch The is a low cost, CMOS monolithic, Quad SPST analog switch. It can be used in general purpose switching applications for communications, instrumentation,
More informationDATASHEET HI-518. Features. Ordering Information. Applications. Pinout. 8-Channel/Differential 4-Channel, CMOS High Speed Analog Multiplexer
DATASHEET HI-518 8-Channel/Differential 4-Channel, CMOS High Speed Analog Multiplexer F3147 Rev 4.00 The Hl-518 is a monolithic, dielectrically isolated, high speed, high performance CMOS analog multiplexer.
More informationDPDT CMOS Analog Switch
DPDT CMOS nalog Switch HI-5046/883 This CMOS analog switch offers low-resistance switching performance for analog voltages up to the supply rails and for signal currents up to 70m. ON resistance is low
More informationFeatures. Pinout. PART NUMBER PART MARKING TAPE & REEL PKG PKG. DWG. # EL7156CNZ (Note) (No longer available, recommended replacement: EL7156CSZ)
DATASHEET EL76 High Performance Pin Driver The EL76 high performance pin driver with three-state is suited to many ATE and level-shifting applications. The 3.A peak drive capability makes this part an
More informationDATASHEET. Features. Applications EL7155. High Performance Pin Driver. FN7279 Rev 3.00 Page 1 of 10. October 24, FN7279 Rev 3.
DATASHEET EL71 High Performance Pin Driver FN779 Rev 3. The EL71 high performance pin driver with 3-state is suited to many ATE and level-shifting applications. The 3.A peak drive capability makes this
More informationDATASHEET HS Features. Pinouts. ARINC 429 Bus Interface Line Driver Circuit. FN2963 Rev 3.00 Page 1 of 7. May 30, FN2963 Rev 3.
DATASHEET ARI 429 Bus Interface Line Driver Circuit FN2963 Rev 3.00 The is a monolithic dielectric ally isolated bipolar differential line driver designed to meet the specifications of ARI 429. This device
More informationDATASHEET HI-506A, HI-507A, HI-508A, HI-509A. Features. Applications
DATASHEET HI-506A, HI-507A, HI-508A, HI-509A 16-Channel, 8-Channel, Differential 8-Channel and Differential 4-Channel, CMOS Analog MUXs with Active Overvoltage rotection F3143 Rev.6.00 The HI-506A, HI-507A,
More informationHigh Speed Quad SPST CMOS Analog Switch
High Speed Quad SPST CMOS Analog Switch HI-21HS/883 The HI-21HS/883 is a monolithic CMOS analog switch featuring very fast switching speeds and low ON resistance. This integrated circuit consists of four
More informationCA3086. General Purpose NPN Transistor Array. Applications. Pinout. Ordering Information. Data Sheet August 2003 FN483.5
Data Sheet August FN8. General Purpose NPN Transistor Array The consists of five general-purpose silicon NPN transistors on a common monolithic substrate. Two of the transistors are internally connected
More informationHI-546, HI-547, HI-548, HI-549
Data Sheet June 15, 2016 F3150.7 Single 16 and 8, Differential 8-Channel and 4-Channel CMOS nalog MUXs with ctive Overvoltage rotection The HI-546, HI-547, HI-548 and HI-549 are analog multiplexers with
More informationDATASHEET CD4049UBMS. Features. Applications. Pinout. Functional Diagram. Schematic. CMOS Hex Buffer/Converter. FN3315 Rev 1.
DTSHEET CD09UBMS CMOS Hex Buffer/Converter The CD09UBMS is an inverting hex buffer and features logic level conversion using only one supply (voltage (VCC). The input signal high level (VIH) can exceed
More informationDATASHEET DG401, DG403. Features. Applications. Pinouts. Ordering Information. Monolithic CMOS Analog Switches. FN3284 Rev 11.
DATASHEET DG41, DG43 Monolithic MOS Analog Switches FN3284 Rev 11. The DG41 and DG43 monolithic MOS analog switches have TTL and MOS compatible digital inputs. These switches feature low analog ON resistance
More informationDATASHEET EL7457. Features. Applications. Pinouts. 40MHz Non-Inverting Quad CMOS Driver. FN7288 Rev 4.00 Page 1 of 12.
DATASHEET EL77 0MHz Non-Inverting Quad CMOS Driver FN788 Rev.00 The EL77 is a high speed, non-inverting, quad CMOS driver. It is capable of running at clock rates up to 0MHz and features A peak drive capability
More informationQuad SPST CMOS Analog Switch
Quad PT CMO Analog witch HI-201/883 The HI-201/883 is a monolithic device comprised of four independently selectable PT switchers which feature fast switching speeds (185ns typical) combined with low power
More informationDATASHEET AD7520, AD7521. Features. Ordering Information. Pinouts. 10-Bit, 12-Bit, Multiplying D/A Converters. FN3104 Rev.4.
DATASHEET AD720, AD72 0Bit, 2Bit, Multiplying D/A Converters The AD720 and AD72 are monolithic, high accuracy, low cost 0bit and 2bit resolution, multiplying digitaltoanalog converters (DAC). Intersil
More informationDATASHEET DG441, DG442. Features. Applications. Pinout. Monolithic, Quad SPST, CMOS Analog Switches. FN3281 Rev Page 1 of 14.
DATASHEET DG441, DG442 Monolithic, Quad SPST, MOS Analog Switches The DG441 and DG442 monolithic MOS analog switches are drop-in replacements for the popular DG21A and DG22 series devices. They include
More informationSGM :1 CMOS Analog Signal Multiplexer
8:1 CMOS nalog Signal Multiplexer GENERL DESCRIPTION The is a CMOS analog IC configured as an 8-channel multiplexer. This CMOS device can operate from 2.5V to 5.5V single supplies. Each switch can handle
More informationFeatures NUMBER OF RS-232 RECEIVERS
DATASHEET HIN, HIN, HIN, HIN, HIN, HIN0, HIN V Powered RS- Transmitters/Receivers FN Rev.00 The HIN-HIN family of RS- transmitters/receivers interface circuits meet all ElA RS-E and V. specifications,
More informationDATASHEET CD40109BMS. Features. Description. Applications. Functional Diagram. Pinout. CMOS Quad Low-to-High Voltage Level Shifter
DATASHEET CD19BMS CMOS Quad Low-to-High Voltage Level Shifter Features High Voltage Type (V Rating) Independence of Power Supply Sequence Considerations - can Exceed - Input Signals can Exceed Both and
More informationDATASHEET CA3162. Features. Description. Ordering Information. Pinout. Functional Block Diagram. A/D Converters for 3-Digit Display
DATASHEET CA A/D Converters for -Digit Display Features Dual Slope A/D Conversion Multiplexed BCD Display Ultra Stable Internal Band Gap Voltage Reference Capable of Reading 99mV Below Ground with Single
More informationDATASHEET ISL7457SRH. Features. Related Literature. Applications. Radiation Hardened, SEE Hardened, Non-Inverting, Quad CMOS Driver
DATASHEET ISL747SRH Radiation Hardened, SEE Hardened, Non-Inverting, Quad CMOS Driver FN6874 Rev.3.00 The ISL747SRH is a radiation hardened, SEE hardened, high speed, non-inverting, quad CMOS driver. It
More informationSGM48752 CMOS Analog Multiplexer
CMOS nalog Multiplexer GENERL DESCRIPTION The is a CMOS analog IC configured as two 4-channel multiplexers. This CMOS device can operate from 2.5V to 5.5V single supplies. Each switch can handle rail-to-rail
More informationDATASHEET HMU16, HMU17. Features. Applications. Ordering Information. 16 x 16-Bit CMOS Parallel Multipliers. FN2803 Rev 4.
DATASHEET HMU16, HMU17 16 x 16-Bit CMOS Parallel Multipliers The HMU16 and HMU17 are high speed, low power CMOS 16-bit x 16-bit multipliers ideal for fast, real time digital signal processing applications.
More informationLogic Configuration Part Number Package Type Packing Method Quantity. IX4423N 8-Pin SOIC Tube 100 IX4423NTR 8-Pin SOIC Tape & Reel 2000
IX23-IX2-IX25 3-mpere Dual Low-Side Ultrafast MOSFET Drivers Features 3 Peak Output Current Wide Operating Voltage Range:.5V to 35V - C to +25 C Operating Temperature Range Latch-up Protected to 3 Fast
More informationDATASHEET HS-0548RH, HS-0549RH. Features. Applications. Pinouts. Ordering Information
DATASHEET HS-0RH, HS-0RH Radiation Hardened Single /Differential Channel CMOS Analog Multiplexers with Active Overvoltage rotection F Rev.00 August 00 The HS-0RH and HS-0RH are radiation hardened analog
More information74HC86. Quad 2 Input Exclusive OR Gate. High Performance Silicon Gate CMOS
Quad 2 Input Exclusive OR Gate MARKING DIAGRAMS High Performance Silicon Gate CMOS The is identical in pinout to the LS86. The device inputs are compatible with standard CMOS outputs; with pullup resistors,
More informationSGM Ω, High Speed, Low Voltage Analog Switch/Multiplexer
.5Ω, High Speed, Low Voltage nalog Switch/Multiplexer GENERL DESCRIPTION The SGM4782 is high-speed, low-voltage, low on-resistance, CMOS analog multiplexer/switch that configured as two 4-channel multiplexers.
More informationDATASHEET CD4093BMS. Features. Pinout. Functional Diagram. Applications. Description. CMOS Quad 2-Input NAND Schmitt Triggers
DATASHEET CD9BMS CMOS Quad -Input NAND Schmitt Triggers FN Rev. December 199 Features High Voltage Types (V Rating) Schmitt Trigger Action on Each Input With No External Components Hysteresis Voltage Typically.9V
More informationDATASHEET HS-2420RH. Features. Applications. Functional Diagram. Radiation Hardened Fast Sample and Hold
Radiation Hardened Fast Sample and Hold OBSOLETE PRODUCT NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 888INTERSIL or www.intersil.com/tsc DATASHEET FN3554 Rev 4.00 The HS40RH is a
More informationSN74LS153D 74LS153 LOW POWER SCHOTTKY
74LS153 The LSTTL/MSI SN74LS153 is a very high speed Dual 4-Input Multiplexer with common select inputs and individual enable inputs for each section. It can select two bits of data from four sources.
More informationSGM Ω, High Speed, Low Voltage Analog Switch/Multiplexer
GENERL DESCRIPTION The SGM84782 is high-speed, low-voltage, low on-resistance, CMOS analog multiplexer/switch that configured as two 4-channel multiplexers. It operates from a single +1.8V to +4.2V power
More informationCD4541B (CERDIP, PDIP, SOIC)
查询 CD44 供应商 CD44 Data sheet acquired from Harris Semiconductor SCHS0 COS Programmable Timer High Voltage Types (0V Rating) [ /Title (CD4 4) /Subject CO Proramable imer igh oltge ypes 0V atng)) /utho ()
More informationSN74LS151D LOW POWER SCHOTTKY
The TTL/MSI SN74LS5 is a high speed 8-input Digital Multiplexer. It provides, in one package, the ability to select one bit of data from up to eight sources. The LS5 can be used as a universal function
More informationFeatures OUT A NC 27 NC IN 8A IN 16 IN 7A IN 15 IN 6A IN 14 IN 5A IN 13 IN 4A IN 12 IN 3A IN 11 IN 2A IN 10 IN 1A IN 9 ENABLE GND ADDRESS A0 V REF
DATASHEET HS-0RH, HS-0RH Radiation Hardened Single /Differential Channel CMOS Analog Multiplexers with Active Overvoltage rotection F Rev..00 The HS-0RH and HS-0RH are radiation hardened analog multiplexers
More informationIX Ampere, Dual Low-Side MOSFET Driver INTEGRATED CIRCUITS DIVISION. Features. Description. Applications. Ordering Information
mpere, Dual LowSide MOSFET Driver Features Two Independent Drivers, Each Capable of Sourcing and Sinking CMOS and TTL Compatible Inputs Independent Enable for Each Driver V to 20V Supply Voltage Range
More informationSGM Ω, High Speed, Low Voltage Analog Switch/Multiplexer
nalog Switch/Multiplexer GENERL DESCRIPTION The SGM84782 is high-speed, low-voltage, low on-resistance, CMOS analog multiplexer/switch that configured as two 4-channel multiplexers. It operates from a
More informationMILITARY SPECIFICATION MICROCIRCUITS, LINEAR, CMOS/ANALOG MULTIPLEXERS/DEMULTIPLEXERS WITH OVERVOLTAGE PROTECTION, MONOLITHIC SILICON, POSITIVE LOGIC
INCH-POUND 12 October 2005 SUPERSEDING MIL-M-38510/190C 22 October 1986 MILITARY SPECIFICATION MICROCIRCUITS, LINEAR, CMOS/ANALOG MULTIPLEXERS/DEMULTIPLEXERS WITH OVERVOLTAGE PROTECTION, MONOLITHIC SILICON,
More informationDATASHEET. Features. Applications EL5162, EL5163, EL5262, EL5263, EL MHz Low Power Current Feedback Amplifiers with Enable
DTSHEET EL162, EL16, EL262, EL26, EL62 MHz Low Power urrent Feedback mplifiers with Enable FN788 Rev 1. The EL162, EL16, EL262, EL26 and EL62 are current feedback amplifiers with a bandwidth of MHz. This
More informationDLA LAND AND MARITIME COLUMBUS, OHIO TITLE MICROCIRCUIT, LINEAR, CMOS SPDT SWITCH, MONOLITHIC SILICON REVISIONS
REVISIONS LTR DESCRIPTION DTE PPROVED Prepared in accordance with SME Y14.24 Vendor item drawing REV PGE REV PGE REV STTUS OF PGES REV PGE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 PMIC N/ PREPRED BY RICK OFFICER
More information74HC of 8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS
of 8 Decoder/ Demultiplexer High Performance Silicon Gate CMOS The 74HC38 is identical in pinout to the LS38. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are
More informationDATASHEET. Features. Pin Configuration HS1-1840ARH, HS1-1840AEH, HS1-1840BRH, HS1-1840BEH (28 LD SBDIP) CDIP2-T28 TOP VIEW
DTSHEET HS-0H, HS-0EH, HS-0BH, HS-0BEH ad-hard Channel BiCOS nalog ultiplexer with High-Z nalog Input Protection FN ev.00 The HS-0H, HS-0EH, HS-0BH and HS-0BEH are radiation hardened, monolithic channel
More informationDevice Type Generic Number Circuit Function 01 DG406A(x)/883B 16-Channel Analog Multiplexer 02 DG407A(x)/883B Dual 8-Channel Analog Multiplexer
SCOPE: IMPROVED 6-CHANNEL/DUAL 8-CHANNEL, HIGH PERFORMANCE CMOS ANALOG MULTIPLEXER Device Type Generic Number Circuit Function 0 DG406A(x)/883B 6-Channel Analog Multiplexer DG407A(x)/883B Dual 8-Channel
More informationSN54HC153, SN74HC153 DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS
Permit Multiplexing from n Lines to One Line Perform Parallel-to-Serial Conversion Strobe (Enable) Line Provided for Cascading (N Lines to n Lines) Package Options Include Plastic Small-Outline (D), Thin
More informationThe 74LV32 provides a quad 2-input OR function.
Rev. 03 9 November 2007 Product data sheet. General description 2. Features 3. Ordering information The is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC32 and 74HCT32.
More informationDATASHEET ISL70024SEH, ISL73024SEH. Features. Applications. Related Literature. 200V, 7.5A Enhancement Mode GaN Power Transistor
DATASHEET 2V, 7.5A Enhancement Mode GaN Power Transistor FN8976 Rev.4. The ISL724SEH and ISL7324SEH are 2V N-channel enhancement mode GaN power transistors. These GaN FETs have been characterized for destructive
More informationMC74AC138, MC74ACT of 8 Decoder/Demultiplexer
1 of 8 Decoder/Demultiplexer The MC74AC138/74ACT138 is a high speed 1 of 8 decoder/demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple
More informationImproved Quad CMOS Analog Switches
Improved Quad CMOS Analog Switches DG211B, DG212B DESCRIPTION The DG211B, DG212B analog switches are highly improved versions of the industry-standard DG211, DG212. These devices are fabricated in proprietary
More informationSN74LS157MEL. Quad 2 Input Multiplexer LOW POWER SCHOTTKY
Quad 2 Input Multiplexer The LSTTL/ MSI is a high speed Quad 2-Input Multiplexer. Four bits of data from two sources can be selected using the common Select and Enable inputs. The four buffered outputs
More informationMC10ELT22, MC100ELT V Dual TTL to Differential PECL Translator
5.0 V Dual TTL to Differential PECL Translator The MC0ELT/00ELT22 is a dual TTL to differential PECL translator. Because PECL (Positive ECL) levels are used only +5 V and ground are required. The small
More informationSGM7SZ32 Small Logic Two-Input OR Gate
Preliminary Datasheet GENERL DESCRIPTION The is a single two-input OR gate from SGMICRO's Small Logic series. The device is fabricated with advanced CMOS technology to achieve ultra-high speed with high
More informationThe 74LV08 provides a quad 2-input AND function.
Quad 2-input ND gate Rev. 03 6 pril 2009 Product data sheet. General description 2. Features 3. Ordering information The is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC0
More informationCD54/74AC153, CD54/74ACT153
CD4/74AC13, CD4/74ACT13 Data sheet acquired from Harris Semiconductor SCHS237A September 1998 - Revised May 2000 Dual 4-Input Multiplexer Features Description [ /Title (CD74 AC13, CD74 ACT1 3) /Subject
More informationMM74C906 Hex Open Drain N-Channel Buffers
Hex Open Drain N-Channel Buffers General Description The MM74C906 buffer employs monolithic CMOS technology in achieving open drain outputs. The MM74C906 consists of six inverters driving six N-channel
More informationMC74HC132A. Quad 2 Input NAND Gate with Schmitt Trigger Inputs. High Performance Silicon Gate CMOS
Quad 2 Input NAND Gate with Schmitt Trigger Inputs High Performance Silicon Gate CMOS The is identical in pinout to the LS32. The device inputs are compatible with standard CMOS outputs; with pull up resistors,
More information8-channel analog multiplexer/demultiplexer. For operation as a digital multiplexer/demultiplexer, V EE is connected to V SS (typically ground).
Rev. 04 12 January 2005 Product data sheet 1. General description 2. Features The is an with three address inputs (0 to 2), an active LOW enable input (E), eight independent inputs/outputs (Y0 to Y7) and
More informationPower MOSFET D 2 PAK (TO-263) G D. PARAMETER SYMBOL LIMIT UNIT Drain-Source Voltage V DS 200 Gate-Source Voltage V GS ± 20
Power MOSFET DTW2070 PRODUCT SUMMRY V DS (V) 200 R DS(on) ( ) V GS = 0 V 0.09 Q g (Max.) (nc) 70 Q gs (nc) 3 Q gd (nc) 39 Configuration Single FETURES Halogen-free ccording to IEC 6249-2-2 Definition Surface
More informationINTEGRATED CIRCUITS DATA SHEET. 74HC00; 74HCT00 Quad 2-input NAND gate. Product specification Supersedes data of 1997 Aug 26.
INTEGRTED CIRCUITS DT SHEET Quad 2-input NND gate Supersedes data of 1997 ug 26 2003 Jun 30 Quad 2-input NND gate FETURES Complies with JEDEC standard no. 8-1 ESD protection: HBM EI/JESD22-114- exceeds
More information2 Input NAND Gate L74VHC1G00
Input NAND Gate The is an advanced high speed CMOS input NAND gate fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining
More informationLow-Leakage, CMOS Analog Multiplexers
/ General Description The / are monolithic, CMOS analog multiplexers (muxes). The 8-channel is designed to connect one of eight inputs to a common output by control of a 3-bit binary address. The dual,
More informationHigh Voltage Medium Current Driver Arrays
SG28 Series High Voltage Medium Driver Arrays Description The SG28 series integrates eight NPN Darlington pairs with internal suppression diodes to drive lamps, relays, and solenoids in many military,
More information74LV General description. 2. Features. 8-bit addressable latch
Rev. 03 2 January 2008 Product data sheet. General description 2. Features The is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC259 and 74HCT259. The is a high-speed designed
More informationRM3283. Dual ARINC 429 Line Receiver
Dual RINC 9 Line Receiver www.fairchildsemi.com Features Two separate analog receiver channels Converts RINC 9 levels to serial data Built-in TTL compatible complete channel test inputs TTL and CMOS compatible
More informationMAX14753 V DD INA0 INA1 INA2 INA3 OUT INB0 INB1 INB2 INB3
19-4255; Rev 3; 7/10 8-Channel/Dual 4-Channel General Description The are 8-to-1 and dual 4-to-1 high-voltage analog multiplexers. Both devices feature 60Ω (typ) on-resistance with 0.03Ω (typ) on-resistance
More informationA I DM. W/ C V GS Gate-to-Source Voltage ± 20. Thermal Resistance Symbol Parameter Typ. Max. Units
V DS -30 V V GS Max ± 20 V PD - 9759 * HEXFET Power MOSFET R DS(on) max (@V GS = -V) 65 mω ' R DS(on) max (@V GS = -4.5V) 270 mω 6 Micro3 TM (SOT-23) Application(s) System/Load Switch Features and Benefits
More informationDATASHEET X9315. Features. Block Diagram. Low Noise, Low Power, 32 Taps Digitally Controlled Potentiometer (XDCP ) FN8179 Rev.2.
DATASHEET X9315 Low Noise, Low Power, 32 Taps Digitally Controlled Potentiometer (XDCP ) FN8179 Rev.2.00 The Intersil X9315 is a digitally controlled potentiometer (XDCP). The device consists of a resistor
More information74LS195 SN74LS195AD LOW POWER SCHOTTKY
The SN74LS95A is a high speed 4-Bit Shift Register offering typical shift frequencies of 39 MHz. It is useful for a wide variety of register and counting applications. It utilizes the Schottky diode clamped
More informationCD4028BC BCD-to-Decimal Decoder
BCD-to-Decimal Decoder General Description The is a BCD-to-decimal or binary-to-octal decoder consisting of 4 inputs, decoding logic gates, and 10 output buffers. A BCD code applied to the 4 inputs, A,
More informationMM74C14 Hex Schmitt Trigger
MM74C14 Hex Schmitt Trigger General Description The MM74C14 Hex Schmitt Trigger is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors. The
More informationCD54/74HC151, CD54/74HCT151
CD54/74HC151, CD54/74HCT151 Data sheet acquired from Harris Semiconductor SCHS150A September 1997 - Revised May 2000 High Speed CMOS Logic 8-Input Multiplexer [ /Title (CD74H C151, CD74H CT151) /Subject
More informationMM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter
MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter General Description The MM74C00, MM74C02, and MM74C04 logic gates employ complementary MOS (CMOS) to achieve wide power
More informationPRODUCTION DATA SHEET
The positive voltage linear regulator is configured with a fixed 3.3V output, featuring low dropout, tight line, load and thermal regulation. VOUT is controlled and predictable as UVLO and output slew
More informationIX4340NE. Automotive Grade 5-Ampere, Dual Low-Side MOSFET Driver INTEGRATED CIRCUITS DIVISION. Features. Description. Applications
Automotive Grade -Ampere, Dual Low-Side MOSFET Driver Features AEC-Q100 qualified Two independent drivers, each capable of sourcing and sinking A V to 20V supply voltage range AEC-Q100 Grade 1-0 C to +12
More information74HC74. Dual D Flip Flop with Set and Reset. High Performance Silicon Gate CMOS
Dual D Flip Flop with Set and Reset High Performance Silicon Gate CMOS The 4HC4 is identical in pinout to the LS4. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they
More informationV N (8) V N (7) V N (6) GND (5)
4-Channel Low Capacitance Dual-Voltage ESD Protection Array Features Three Channels of Low Voltage ESD Protection One Channel of High Voltage ESD Protection Provides ESD Protection to IEC61000 4 2 Level
More informationMM74C14 Hex Schmitt Trigger
MM74C14 Hex Schmitt Trigger General Description The MM74C14 Hex Schmitt Trigger is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors. The
More informationMM74HC151 8-Channel Digital Multiplexer
8-Channel Digital Multiplexer General Description The MM74HC151 high speed Digital multiplexer utilizes advanced silicon-gate CMOS technology. Along with the high noise immunity and low power dissipation
More informationCD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate
Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate General Description The CD4071BC and CD4081BC quad gates are monolithic complementary MOS (CMOS) integrated circuits constructed
More informationThe 74HC21 provide the 4-input AND function.
Rev. 03 12 November 2004 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL).
More informationSN74LS145MEL. 1 of 10 Decoder/Driver Open Collector LOW POWER SCHOTTKY
of 0 Decoder/Driver Open Collector The SN74LS45, -of-0 Decoder/Driver, is designed to accept BCD inputs and provide appropriate outputs to drive 0-digit incandescent displays. All outputs remain off for
More informationINTEGRATED CIRCUITS DATA SHEET. 74HC04; 74HCT04 Hex inverter. Product specification Supersedes data of 1993 Sep Jul 23
INTEGRTED CIRCUITS DT SHEET Supersedes data of 993 Sep 0 2003 Jul 23 FETURES Complies with JEDEC standard no. 8- ESD protection: HBM EI/JESD22-4- exceeds 2000 V MM EI/JESD22-5- exceeds 200 V. Specified
More informationLC2 MOS 4-/8-Channel High Performance Analog Multiplexers ADG408/ADG409
a FEATURES 44 upply Maximum Ratings to Analog Signal Range Low On Resistance ( max) Low Power (I SUPPLY < 75 A) Fast Switching Break-Before-Make Switching Action Plug-in Replacement for G408/G409 APPLICATIONS
More informationSGM7SZ08 Small Logic Two-Input AND Gate
GENERL DESCRIPTION The is a single two-input ND gate from SGMICRO s Small Logic series. The device is fabricated with advanced CMOS technology to achieve ultra-high speed with high output drive while maintaining
More informationVS-HFA08SD60SPbF. HEXFRED Ultrafast Soft Recovery Diode, 8 A. Vishay Semiconductors. FEATURES BENEFITS PRODUCT SUMMARY
HEXFRED Ultrafast Soft Recovery Diode, 8 2, 4 FETURES Ultrafast recovery time Ultrasoft recovery Very low I RRM 3 TO-252 (D-PK) N/C node PRODUCT SUMMRY Package TO-252 (D-PK) I F(V) 8 V R 600 V V F at I
More informationI D Max T A = 25 C (Notes 3 & 5) -6.8A -5.8A. Top View
Product Line of 2 COMPLEMENTRY PIR ENHNCEMENT MODE MOSFET Product Summary Device (BR)DSS R DS(on) max Q1 2 Q2-2 I D Max T = 2 C (Notes 3 & ) 2mΩ @ = 4. 8. 28mΩ @ = 2. 7.2 33mΩ @ = -4. 4mΩ @ = -2. Description
More information74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting
3-to-8 line decoder, demultiplexer with address latches; inverting Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible
More informationICL7106, ICL7107, ICL7107S
ICL0, ICL0, ICL0S Data Sheet December, 00 FN. / Digit, LCD/LED Display, A/D Converters The Intersil ICL0 and ICL0 are high performance, low power, / digit A/D converters. Included are seven segment decoders,
More informationMC1403, B. Low Voltage Reference PRECISION LOW VOLTAGE REFERENCE
Low Voltage Reference A precision bandgap voltage reference designed for critical instrumentation and D/A converter applications. This unit is designed to work with D/A converters, up to bits in accuracy,
More informationA I DM. W/ C V GS Gate-to-Source Voltage ± 16. Thermal Resistance Symbol Parameter Typ. Max. Units
V DSS 40 V V GS Max ± 6 V R DS(on) max (@V GS = V) 56 mω G 3 D PD - 96309A HEXFET Power MOSFET R DS(on) max (@V GS = 4.5V) Application(s) Load/ System Switch DC Motor Drive 78 mω S 2 Micro3 TM (SOT-23)
More informationN-Channel 30-V (D-S) MOSFET
N-Channel 3-V (D-S) MOSFET DTK43 PRODUCT SUMMRY V DS (V) R DS(on) ( ) I D () a, e Q g (Typ).38 at V GS = V 98 3 82 nc.44 at V GS = 4.5 V 98 FETURES TrenchFET Power MOSFET % R g and UIS Tested Compliant
More informationSchmitt-Trigger Inverter/ CMOS Logic Level Shifter
Schmitt-Trigger Inverter/ CMOS Logic Level Shifter with LSTTL Compatible Inputs The is a single gate CMOS Schmitt trigger inverter fabricated with silicon gate CMOS technology. It achieves high speed operation
More informationCase Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:
+SCOPE: TTL COMPATIBLE CMOS ANALOG SWITCHES Device Type Generic Number 0 DG300A(x)/883B 02 DG30A(x)/883B 03 DG302A(x)/883B 04 DG303A(x)/883B Case Outline(s). The case outlines shall be designated in Mil-Std-835
More informationDual 3-channel analog multiplexer/demultiplexer with supplementary switches
with supplementary switches Rev. 03 16 December 2009 Product data sheet 1. General description 2. Features 3. Applications 4. Ordering information The is a dual 3-channel analog multiplexer/demultiplexer
More informationTemperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.
Rev. 01 3 September 2009 Product data sheet 1. General description 2. Features 3. Ordering information is a high-speed Si-gate CMOS device. It provides a 2-input OR function. Symmetrical output impedance
More information-202mA. Pin 1 D1. Diode. Part Number Case Packaging DMC21D1UDA-7B X2-DFN ,000/Tape & Reel
DMCDUDA COMPLEMENTARY PAIR ENHANCEMENT MODE MOSFET Product Summary Device BV DSS R DS(ON) max I D max T A = + C.99Ω @ V GS =.V ma Q V.Ω @ V GS =.V ma.8ω @ V GS =.8V 8mA.Ω @ V GS =.V 9mA Features and Benefits
More informationCD40106BC Hex Schmitt Trigger
CD40106BC Hex Schmitt Trigger General Description The CD40106BC Hex Schmitt Trigger is a monolithic complementary MOS (CMOS) integrated circuit constructed with N and P-channel enhancement transistors.
More informationSN74LS151MEL. 8 Input Multiplexer LOW POWER SCHOTTKY
8 Input Multiplexer The TTL/MSI SN74LS5 is a high speed 8-input Digital Multiplexer. It provides, in one package, the ability to select one bit of data from up to eight sources. The LS5 can be used as
More informationMM74C912 6-Digit BCD Display Controller/Driver
6-Digit BCD Display Controller/Driver General Description The display controllers are interface elements, with memory, that drive a 6-digit, 8-segment LED display. The display controllers receive data
More information2-input EXCLUSIVE-OR gate
Rev. 01 7 September 2009 Product data sheet 1. General description 2. Features 3. Ordering information is a high-speed Si-gate CMOS device. It provides a 2-input EXCLUSIVE-OR function. Symmetrical output
More informationIH5341, IH5352. Dual SPST, Quad SPST CMOS RF/Video Switches. Description. Features. Ordering Information. Applications. Pinouts.
SEMICONDUCTOR IH, IH2 December Features Description Dual SPST, Quad SPST CMOS RF/Video Switches R DS(ON) < Ω Switch Attenuation Varies Less Than db From DC to 00MHz "OFF" Isolation > 0dB Typical at 0MHz
More information