Split-gate charge trap memories: impact of scaling on performances and consumption for low-power embedded applications
|
|
- Conrad Randall
- 5 years ago
- Views:
Transcription
1 Split-gate charge trap memories: impact of scaling on performances and consumption for low-power embedded applications Lia Masoero
2 Outline Introduction Technological details Basics of split-gate charge trap memories Impact of charge trapping layer Program/Erase Retention Impact of the memory gate scaling HHI Erasing Programming windows Current consumption Conclusions 2
3 CONTEXT Increasing demand for embedded memories: embedding a NVM and a logic circuit on the same substrate (Industrial machine, home appliance, automotive) Charge trap Storage gate + 2T memory: Select gate Storage gate Combining charge trap memory with a 2T structure! Resistant to SILC Simple memory cell Easily embedded with a logic circuit Excellent program efficiency High-speed Low power supply Source Side Injection programming # patents Split-gate Charge trap Year [Celise 21] 3
4 State of the art CT Split-gate Freescale S. Kang et al., proc. of Int. Mem. Workshop 212, pp Renesas T. Tanaka et al., 23 Symp. on VLSI Circ., pp MG AG AG MG 32bits µcontroller products 9nm Si-ncs charge trapping layer SSI program, FN Erase Various investigated architectures, With TSMC «it will outsource manufacture of mcus at the 4nm node [ 5/212] Silicon nitride charge trapping layer SSI program, FN or HHI Erase Our approach 2 architectures CTL: SiN, NCS, SiN+NCS.. Impact of gatelengthscalingdown to 2nm on the memoryperformances, Understandingof physicalmechanismsbasedon experimentsand simulations Study on current consumption 4
5 Outline Introduction Technological details Basics of split-gate charge trap memories Impact of charge trapping layer Program/Erase Retention Impact of the memory gate scaling HHI Erasing Programming windows Current consumption Conclusions 5
6 Studied Devices Schematic Cross Section TEM IMAGE V Memory Gate (MG) W Cross section Select Gate Poly-Si (SG) TiN Drain (D) Si -ncs +SiN LSG MG Source Si-ncs Si3N4 Al O (S) SiOL2MG 3nmSG 3nm Spacer 3 Tunnel Oxide Charge Trap Layer SiN SiO2 (5nm) SiN (6nm) Si-nc Poly-Si SiO2 (5nm) (Φ~6nm) (1nm) SiO 2 MG W D Control Diel. Cont. Gate Poly-Si (1nm) SiO2 Si SEM18nm image 2 Technological details S 2nm SG Planar view AlO Si-nc SiO2 (Φ~6nm) (5nm) Poly-Si (5nm) SiN Si-nc SiO2 (3nm) TiN (Φ~6nm) (4nm) Al2O3 SiN (8nm) 6
7 Outline Introduction Technological details Basics of split-gate charge trap memories Impact of charge trapping layer Program/Erase Retention Impact of the memory gate scaling HHI Erasing Programming windows Current consumption Conclusions 7
8 Consumption Channel Current [µa] PGU Drain A + SG WGFMU1 Id MG PGU2 Source V WGFMU2 V SG =2.4V V SG =1.8V V SG =1.3V V SG =1V V SG =.7V Time [us] Dynamic current obtained by measuring the channel current measured during pulse programming Channel Current [A] setup verified comparing the I S (V SG ) with the current consumed during a prg pulse =8V V S =3.5V Control of I prog W=2nm t P =1µs V SG [V] 8 6 V T [V] 4 2 8
9 Outline Introduction Technological details Basics of split-gate charge trap memories Impact of charge trapping layer Program/Erase Retention Impact of the memory gate scaling HHI Erasing Programming windows Current consumption Conclusions 9
10 Programming-Source Side Injection SiN SiN+Si-nc SG SG SG V S V S V S Si-nc V T -V T erase [V] V S =3V =1V =8V =6V V T -V T erase [V] V S =3V =1V =8V =6V Best Memory Windowfor Si 3 N 4 (due to higherdensityof trappingsites) Good V t improvementwithsi-nc/sinwithrespect to Si-nc V T -V T erase [V] V S =3V =1V =8V =6V 1
11 SG SiN HHI Erasing-FN & HHI SG Si-nc FN Top Si-nc/SiN + high k SG AlO FN Down V T -V T prog [V] V S =3V V S =4V V S =6V =-8V V T -V T prog [V] =1V =12V =14V =16V SiN: HHI faster erasing but high current Consumption Si-nc: FN erase is achieved Faster erasing throught bottom oxyde with High-k interpoly dielectrics V T -V T prog [V] =-1V =-12V =-14V =-16V 11
12 V T [%] V T [%] Retention Stack comparison T=85 C T=15 C Low T SiN shows the best High T Si-nc memories smallest charge loss Memories with High-k control dielectric show faster decay V T 1 5 s V T 2*1 5 s SiN SiN SiN SiN/Si-nc Si-nc 12
13 Outline Introduction Technological details Basics of split-gate charge trap memories Impact of charge trapping layer Program/Erase Retention Impact of the memory gate scaling HHI Erasing Programming windows Current consumption Conclusions 13
14 Memory Gate scaling/hhi Erasing SG SSI V Erased / V written % MG e- hole HHI SG Write 5us Vd=3 =1 V SG =1 Erase 5us Vd=5 =-1 V SG = L MG [nm] MG e- hole SSI HHI L MG reduced Mismatch between electron and hole injection decreases small memories show better erase efficiency 14
15 Memory Gate scaling/simulations SG SG V T [V] e-trapped [C/cm 3 ] MG nm MG 2nm 2 (a) (b) V T [V] Data Sim. V s =3V V SG =1V =6V =8V Data =1V L MG [nm] Simulation 12 V 3 S =3 V =1V 2 V SG =1V L MG 4nm HCI simulated using Fiegna model As L MG is reduced memory window increases L MG 2nm 15
16 Memory Gate scaling/electric Field SELECT gate gap Memory gate Potential [V] SG MG ONO X [um] Programming condition =8V V SG =1 V S =3V High Electric Field in the gap: due to the difference between the memory gate and the access gate potentials channel / source junction: due to the high applied VS 16
17 Memory Gate scaling/electric Field SG MG ONO E local [MV/cm] (c) L MG Peak Gap Source L MG 5nm 1nm 15nm 35nm x [nm] Large L MG two peaks Small L MG the two peaks merge Higher electric field Higher programming window 17
18 Memory Gate scaling/consumption Measured programming characteristics and current consumption for various gate lenghts V T [V] Consumption [J] L MG [nm] W=2nm L SG =2nm V S =3.5V =8V V AG =1V L MG Energy= V S I S (t)dt Time Consumption [nj] V T =3.5V V S =3.5 V =8V V AG =1V L MG [nm] L MG reduced V T increased Reducedt prog and consumptionfor a given V T Scaled technologies suitable for low power applications 18
19 Outline Introduction Technological details Basics of split-gate charge trap memories Impact of charge trapping layer Program/Erase Retention Impact of the memory gate scaling HHI Erasing Programming windows Current consumption What next? Conclusions 19
20 SPACER architecture P2 ONO stack Poly - Si SEM image SG 5nm Si 3 N 4 SiO 2 Si V T -V T write [V] V D =3V V D =3.5V V D =4V V D = V T -V T erase [V] T T erase V D =5V V D =7V V D =9V =8V First test on SiN-SPACER architecture: good P/E behaviour 2
21 Conclusions 1/2 Split gate charge trap memories were processed with gate length down to 2nm with SiN and Si-ncs charge trapping layers Impact of charge trapping layers Nitride memories show a higher Vt during HCI programming Hybrid Si-nc/SiN memories allow to improve Si-nc windows Si-nc memories can be erased by FN without current consumption High-k interpoly dielectric increases the erasing speed Silicon nitride memories show a better low T Silicon nanocristal memories show a better 15 C 21
22 Conclusions 2/2 Impact of the memory gate scaling As L MG is reduced memory window increases, explained by TCAD simulations (higher electric field, higher charge injection) HHI erasing efficiency increases with the scaling of the memory dimension In short devices, as a shorter programming time is sufficient for a given V T, reduction of energy consumption (<1nJ) can be achieved suitable for low power embedded applications 22
23 Acknowledgements G. Molas, M. Gély, C. Charpin, V. Della Marca+, R. Kies, F. Brun, O. Cueto, J. P. Colonna, A. De Luca, P. Brianceau, D. Lafond, V. Delaye, F. Aussenac, C. Carabasse, S. Pauliac, C. Comboroure, P. Boivin+, G. Ghibaudo*, S. Deleonibus, B. De Salvo CEA Leti, Minatec Campus, France + IMEP LAHC, Grenoble, France * STMicroelectronics, Technology R&D, Rousset, France 23
24 Merci de votre attention
N ano scale l S il ii lco i n B ased N o nvo lat l i atl ie l M em ory r Chungwoo Kim, Ph.D.
cw_kim@samsung.com Acknowledgements Collaboration Funding Outline Introduction Current research status Nano fabrication Process Nanoscale patterning SiN thin film Si Nanoparticle Nano devices Nanoscale
More informationMultiple Gate CMOS and Beyond
Multiple CMOS and Beyond Dept. of EECS, KAIST Yang-Kyu Choi Outline 1. Ultimate Scaling of MOSFETs - 3nm Nanowire FET - 8nm Non-Volatile Memory Device 2. Multiple Functions of MOSFETs 3. Summary 2 CMOS
More informationAdvanced Flash and Nano-Floating Gate Memories
Advanced Flash and Nano-Floating Gate Memories Mater. Res. Soc. Symp. Proc. Vol. 1337 2011 Materials Research Society DOI: 10.1557/opl.2011.1028 Scaling Challenges for NAND and Replacement Memory Technology
More informationStudy of Carrier Transport in Strained and Unstrained SOI Tri-gate and Omega-gate Si Nanowire MOSFETs
42nd ESSDERC, Bordeaux, France, 17-21 Sept. 2012 A2L-E, High Mobility Devices, 18 Sept. Study of Carrier Transport in Strained and Unstrained SOI Tri-gate and Omega-gate Si Nanowire MOSFETs M. Koyama 1,4,
More informationExperimental and theoretical understanding of Forming, SET and RESET operations in Conductive Bridge RAM (CBRAM) for memory stack optimization
Experimental and theoretical understanding of Forming, SET and RESET operations in Conductive Bridge RAM (CBRAM) for memory stack optimization J. Guy, G. Molas, P. Blaise, C. Carabasse, M. Bernard, A.
More informationFloating Gate Devices: Operation and Compact Modeling
Floating Gate Devices: Operation and Compact Modeling Paolo Pavan (1), Luca Larcher (1) and Andrea MarmirolI (2) (1) Università di Modena e Reggio Emilia, Via Fogliani, 1 42100 Reggio Emilia (Italy) -
More informationSemiconductor Memories
Semiconductor References: Adapted from: Digital Integrated Circuits: A Design Perspective, J. Rabaey UCB Principles of CMOS VLSI Design: A Systems Perspective, 2nd Ed., N. H. E. Weste and K. Eshraghian
More informationGold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications
Gold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications D. Tsoukalas, S. Kolliopoulou, P. Dimitrakis, P. Normand Institute of Microelectronics, NCSR Demokritos, Athens, Greece S. Paul,
More informationSEMICONDUCTOR MEMORIES
SEMICONDUCTOR MEMORIES Semiconductor Memory Classification RWM NVRWM ROM Random Access Non-Random Access EPROM E 2 PROM Mask-Programmed Programmable (PROM) SRAM FIFO FLASH DRAM LIFO Shift Register CAM
More informationFlash Memory Cell Compact Modeling Using PSP Model
Flash Memory Cell Compact Modeling Using PSP Model Anthony Maure IM2NP Institute UMR CNRS 6137 (Marseille-France) STMicroelectronics (Rousset-France) Outline Motivation Background PSP-Based Flash cell
More informationDigital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories
Digital Integrated Circuits A Design Perspective Semiconductor Chapter Overview Memory Classification Memory Architectures The Memory Core Periphery Reliability Case Studies Semiconductor Memory Classification
More informationSolid-State Electronics
Solid-State Electronics 84 (2013) 147 154 Contents lists available at SciVerse ScienceDirect Solid-State Electronics journal homepage: www.elsevier.com/locate/sse Progress in Z 2 -FET 1T-DRAM: Retention
More informationDigital Integrated Circuits A Design Perspective
Semiconductor Memories Adapted from Chapter 12 of Digital Integrated Circuits A Design Perspective Jan M. Rabaey et al. Copyright 2003 Prentice Hall/Pearson Outline Memory Classification Memory Architectures
More informationMoores Law for DRAM. 2x increase in capacity every 18 months 2006: 4GB
MEMORY Moores Law for DRAM 2x increase in capacity every 18 months 2006: 4GB Corollary to Moores Law Cost / chip ~ constant (packaging) Cost / bit = 2X reduction / 18 months Current (2008) ~ 1 micro-cent
More informationGMU, ECE 680 Physical VLSI Design 1
ECE680: Physical VLSI Design Chapter VIII Semiconductor Memory (chapter 12 in textbook) 1 Chapter Overview Memory Classification Memory Architectures The Memory Core Periphery Reliability Case Studies
More informationGate Carrier Injection and NC-Non- Volatile Memories
Gate Carrier Injection and NC-Non- Volatile Memories Jean-Pierre Leburton Department of Electrical and Computer Engineering and Beckman Institute University of Illinois at Urbana-Champaign Urbana, IL 61801,
More informationMagnetic core memory (1951) cm 2 ( bit)
Magnetic core memory (1951) 16 16 cm 2 (128 128 bit) Semiconductor Memory Classification Read-Write Memory Non-Volatile Read-Write Memory Read-Only Memory Random Access Non-Random Access EPROM E 2 PROM
More informationExperimental and Theoretical Study of Electrode Effects in HfO2 based RRAM
Experimental and Theoretical Study of Electrode Effects in HfO2 based RRAM C. Cagli 1, J. Buckley 1, V. Jousseaume 1, T. Cabout 1, A. Salaun 1, H. Grampeix 1, J. F. Nodin 1,H. Feldis 1, A. Persico 1, J.
More informationPROGRESS AND ISSUES IN DIELECTRIC MATERIALS FOR SUB-100NM DRAM TECHNOLOGY ABSTRACT
PROGRESS AND ISSUES IN DIELECTRIC MATERIALS FOR SUB-100NM DRAM TECHNOLOGY Kanta Saino Device Integration Group, Technology & Development Office, Elpida Memory Inc. 7-10 Yoshikawakogyodanchi, Higashihiroshima,
More informationEE141- Fall 2002 Lecture 27. Memory EE141. Announcements. We finished all the labs No homework this week Projects are due next Tuesday 9am EE141
- Fall 2002 Lecture 27 Memory Announcements We finished all the labs No homework this week Projects are due next Tuesday 9am 1 Today s Lecture Memory:» SRAM» DRAM» Flash Memory 2 Floating-gate transistor
More informationLecture 25. Semiconductor Memories. Issues in Memory
Lecture 25 Semiconductor Memories Issues in Memory Memory Classification Memory Architectures TheMemoryCore Periphery 1 Semiconductor Memory Classification RWM NVRWM ROM Random Access Non-Random Access
More informationInvestigation of the Channel-Width Dependence of CHEI Program / HHI Erase Cycling Behavior in Nitride-Based Charge-Trapping Flash (CTF) Memory Devices
Journal of the Korean Physical Society, Vol. 52, No. 2, February 2008, pp. 481486 Investigation of the Channel-Width Dependence of CHEI Program / HHI Erase Cycling Behavior in Nitride-Based Charge-Trapping
More informationA final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room).
A final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room). The Final Exam will take place from 12:30PM to 3:30PM on Saturday May 12 in 60 Evans.» All of
More informationOptimization of the Dielectric Constant of a Blocking Dielectric in the Nonvolatile Memory Based on Silicon Nitride
ISSN 8756-699, Optoelectronics, Instrumentation and Data Processing, 9, Vol. 45, No. 4, pp. 48 5. c Allerton Press, Inc., 9. Original Russian Text c Y. N. Novikov, V. A. Gritsenko, K. A. Nasyrov, 9, published
More informationCHAPTER I. Introduction. 1.1 State of the art for non-volatile memory
CHAPTER I Introduction 1.1 State of the art for non-volatile memory 1.1.1 Basics of non-volatile memory devices In the last twenty years, microelectronics has been strongly developed, concerning higher
More informationA Universal Memory Model for Design Exploration. Ketul Sutaria, Chi-Chao Wang, Yu (Kevin) Cao School of ECEE, ASU
A Universal Memory Model for Design Exploration Ketul Sutaria, Chi-Chao Wang, Yu (Kevin) Cao School of ECEE, ASU Universal Memory Modeling because there is no universal memory device! Modeling needs in
More informationCMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor
CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1
More informationIEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, VOL. 15, NO. 3, SEPTEMBER
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, VOL. 15, NO. 3, SEPTEMBER 2015 319 Analysis of Intrinsic Charge Loss Mechanisms for Nanoscale NAND Flash Memory Jun Yeong Lim, Student Member, IEEE,
More informationThreshold voltage shift of heteronanocrystal floating gate flash memory
JOURNAL OF APPLIED PHYSICS 97, 034309 2005 Threshold voltage shift of heteronanocrystal floating gate flash memory Yan Zhu, Dengtao Zhao, Ruigang Li, and Jianlin Liu a Quantum Structures Laboratory, Department
More informationObjective and Outline. Acknowledgement. Objective: Power Components. Outline: 1) Acknowledgements. Section 4: Power Components
Objective: Power Components Outline: 1) Acknowledgements 2) Objective and Outline 1 Acknowledgement This lecture note has been obtained from similar courses all over the world. I wish to thank all the
More informationFlash Memory Cell Compact Modeling Using PSP Model
Flash Memory Cell Compact Modeling Using PSP Model Anthony Maure 1,2,4 Pierre Canet 1,2 Frédéric Lalande 2,3 Bertrand Delsuc 4 Jean Devin 4 1 Université de Provence, Aix- Marseille I, France 2 Institut
More informationHow a single defect can affect silicon nano-devices. Ted Thorbeck
How a single defect can affect silicon nano-devices Ted Thorbeck tedt@nist.gov The Big Idea As MOS-FETs continue to shrink, single atomic scale defects are beginning to affect device performance Gate Source
More informationFig The electron mobility for a-si and poly-si TFT.
Fig. 1-1-1 The electron mobility for a-si and poly-si TFT. Fig. 1-1-2 The aperture ratio for a-si and poly-si TFT. 33 Fig. 1-2-1 All kinds defect well. (a) is the Dirac well. (b) is the repulsive Columbic
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 10/30/2007 MOSFETs Lecture 4 Reading: Chapter 17, 19 Announcements The next HW set is due on Thursday. Midterm 2 is next week!!!! Threshold and Subthreshold
More informationCharge Loss Measurement under illumination in Single-Poly One-Time-Programming Floating Gate Non-Volatile-Memories
Proceedings of the 6th WSEAS International Conference on Instrumentation, Measurement, Circuits & Systems, Hangzhou, China, April 15-17, 2007 63 Charge Loss Measurement under illumination in Single-Poly
More informationA Simulation Study of the Punch-Through-Assisted Hot Hole Injection Mechanism for Nonvolatile Memory Cells
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 57, NO. 5, MAY 2010 1055 A Simulation Study of the Punch-Through-Assisted Hot Hole Injection Mechanism for Nonvolatile Memory Cells Matteo Iellina, Pierpaolo
More informationEE141. EE141-Spring 2006 Digital Integrated Circuits. Administrative Stuff. Class Material. Flash Memory. Read-Only Memory Cells MOS OR ROM
EE141-pring 2006 igital Integrated Circuits Lecture 29 Flash memory Administrative tuff reat job on projects and posters! Homework #10 due today Lab reports due this week Friday lab in 353 Final exam May
More informationL ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling
L13 04202017 ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling Scaling laws: Generalized scaling (GS) p. 610 Design steps p.613 Nanotransistor issues (page 626) Degradation
More informationEE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing
EE115C Winter 2017 Digital Electronic Circuits Lecture 3: MOS RC Model, CMOS Manufacturing Agenda MOS Transistor: RC Model (pp. 104-113) S R on D CMOS Manufacturing Process (pp. 36-46) S S C GS G G C GD
More informationLecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor
Lecture 15 OUTLINE MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Electrostatics t ti Charge vs. voltage characteristic Reading: Chapter 6.1 6.2.1 EE105 Fall 2007
More informationTCAD Modeling of Stress Impact on Performance and Reliability
TCAD Modeling of Stress Impact on Performance and Reliability Xiaopeng Xu TCAD R&D, Synopsys March 16, 2010 SEMATECH Workshop on Stress Management for 3D ICs using Through Silicon Vias 1 Outline Introduction
More informationThin Film Transistors (TFT)
Thin Film Transistors (TFT) a-si TFT - α-si:h (Hydrogenated amorphous Si) deposited with a PECVD system (low temp. process) replaces the single crystal Si substrate. - Inverted staggered structure with
More informationLecture 11: MOS Transistor
Lecture 11: MOS Transistor Prof. Niknejad Lecture Outline Review: MOS Capacitors Regions MOS Capacitors (3.8 3.9) CV Curve Threshold Voltage MOS Transistors (4.1 4.3): Overview Cross-section and layout
More informationScaling Issues in Planar FET: Dual Gate FET and FinFETs
Scaling Issues in Planar FET: Dual Gate FET and FinFETs Lecture 12 Dr. Amr Bayoumi Fall 2014 Advanced Devices (EC760) Arab Academy for Science and Technology - Cairo 1 Outline Scaling Issues for Planar
More informationReliability Testing. Process-Related Reliability Tests. Quality and Reliability Report. Non-Volatile Memory Cycling Endurance
Reliability Testing The purpose of reliability testing is to ensure that products are properly designed and assembled by subjecting them to stress conditions that accelerate potential failure mechanisms.
More informationChapter 3 Basics Semiconductor Devices and Processing
Chapter 3 Basics Semiconductor Devices and Processing Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 1 Objectives Identify at least two
More informationMTJ-Based Nonvolatile Logic-in-Memory Architecture and Its Application
2011 11th Non-Volatile Memory Technology Symposium @ Shanghai, China, Nov. 9, 20112 MTJ-Based Nonvolatile Logic-in-Memory Architecture and Its Application Takahiro Hanyu 1,3, S. Matsunaga 1, D. Suzuki
More informationTri-Gate Fully-Depleted CMOS Transistors: Fabrication, Design and Layout
Tri-Gate Fully-Depleted CMOS Transistors: Fabrication, Design and Layout B.Doyle, J.Kavalieros, T. Linton, R.Rios B.Boyanov, S.Datta, M. Doczy, S.Hareland, B. Jin, R.Chau Logic Technology Development Intel
More informationCharacterization of Hot-Hole Injection Induced SILC and Related Disturbs in Flash Memories
300 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 48, NO. 2, FEBRUARY 2001 Characterization of Hot-Hole Injection Induced SILC and Related Disturbs in Flash Memories Cherng-Ming Yih, Zhi-Hao Ho, Mong-Song
More informationHigh Dielectric Constant (k) Materials
Part 6: High Dielectric Constant (k), Gate Electrode, & Channel Materials O 2 gate ide is approaching physical limits Thickness & Current M O S poly-crystalline V Source W Source Contact Insulator n +
More informationReliability issues of current and emerging NVMs
Reliability issues of current and emerging NVMs A. S. Spinelli, C. Monzio Compagnoni and D. Ielmini Dip. di Elettronica e Informazione Politecnico di Milano, Milano, Italy and IU.NET alessandro.spinelli@polimi.it
More informationLaTiON/LaON as band-engineered charge-trapping layer for nonvolatile memory applications
Title LaTiON/LaON as band-engineered charge-trapping layer for nonvolatile memory applications Author(s) Huang, XD; Lai, PT; Sin, JKO Citation Applied Physics A: Materials Science And Processing, 2012,
More informationMOS Transistor Properties Review
MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO
More informationQuantum Mechanical Simulation for Ultra-thin High-k Gate Dielectrics Metal Oxide Semiconductor Field Effect Transistors
Mechanical Simulation for Ultra-thin High-k Gate Dielectrics Metal Oxide Semiconductor Field Effect Transistors Shih-Ching Lo 1, Yiming Li 2,3, and Jyun-Hwei Tsai 1 1 National Center for High-Performance
More informationMicroelectronics Part 1: Main CMOS circuits design rules
GBM8320 Dispositifs Médicaux telligents Microelectronics Part 1: Main CMOS circuits design rules Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim! http://www.cours.polymtl.ca/gbm8320/! med-amine.miled@polymtl.ca!
More informationIntroduction to Reliability Simulation with EKV Device Model
Introduction to Reliability Simulation with Device Model Benoît Mongellaz Laboratoire IXL ENSEIRB - Université Bordeaux 1 - UMR CNRS 5818 Workshop november 4-5th, Lausanne 1 Motivation & Goal Introduced
More informationAdministrative Stuff
EE141- Spring 2004 Digital Integrated Circuits Lecture 30 PERSPECTIVES 1 Administrative Stuff Homework 10 posted just for practice. No need to turn in (hw 9 due today). Normal office hours next week. HKN
More informationNanoscale CMOS Design Issues
Nanoscale CMOS Design Issues Jaydeep P. Kulkarni Assistant Professor, ECE Department The University of Texas at Austin jaydeep@austin.utexas.edu Fall, 2017, VLSI-1 Class Transistor I-V Review Agenda Non-ideal
More informationEE410 vs. Advanced CMOS Structures
EE410 vs. Advanced CMOS Structures Prof. Krishna S Department of Electrical Engineering S 1 EE410 CMOS Structure P + poly-si N + poly-si Al/Si alloy LPCVD PSG P + P + N + N + PMOS N-substrate NMOS P-well
More informationJUNCTION LEAKAGE OF A SiC-BASED NON-VOLATILE RANDOM ACCESS MEMORY (NVRAM) K. Y. Cheong ABSTRACT INTRODUCTION
JUNCTION LEAKAGE OF A SiC-BASED NON-VOLATILE RANDOM ACCESS MEMORY (NVRAM) K. Y. Cheong Electronic Materials Research Group, School of Materials and Mineral Resources Engineering, Engineering Campus, Universiti
More informationDKDT: A Performance Aware Dual Dielectric Assignment for Tunneling Current Reduction
DKDT: A Performance Aware Dual Dielectric Assignment for Tunneling Current Reduction Saraju P. Mohanty Dept of Computer Science and Engineering University of North Texas smohanty@cs.unt.edu http://www.cs.unt.edu/~smohanty/
More informationLecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor
Lecture 15 OUTLINE MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Electrostatics Charge vs. voltage characteristic Reading: Chapter 6.1 6.2.1 EE15 Spring 28 Lecture
More informationLecture 12: MOS Capacitors, transistors. Context
Lecture 12: MOS Capacitors, transistors Context In the last lecture, we discussed PN diodes, and the depletion layer into semiconductor surfaces. Small signal models In this lecture, we will apply those
More informationSemiconductor Memory Classification
Semiconductor Memory Classification Read-Write Memory Non-Volatile Read-Write Memory Read-Only Memory Random Access Non-Random Access EPROM E 2 PROM Mask-Programmed Programmable (PROM) SRAM FIFO FLASH
More informationIntroduction to CMOS VLSI Design Lecture 1: Introduction
Introduction to CMOS VLSI Design Lecture 1: Introduction David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Introduction Integrated circuits: many transistors
More information+ V gate M O. Trend: As k, E g. Part 6: High Dielectric Constant (k), Gate Electrode, & Channel Materials. Bandgap versus Dielectric Constant (k) k k
Part 6: High Dielectric Constant (k), Gate Electrode, & Channel Materials O 2 gate oxide is approaching physical limits Thickness & Current M O S poly-crystalline V Source W Source Contact Insulator n
More informationEnhanced Mobility CMOS
Enhanced Mobility CMOS Judy L. Hoyt I. Åberg, C. Ni Chléirigh, O. Olubuyide, J. Jung, S. Yu, E.A. Fitzgerald, and D.A. Antoniadis Microsystems Technology Laboratory MIT, Cambridge, MA 02139 Acknowledge
More informationHw 6 and 7 Graded and available Project Phase 2 Graded Project Phase 3 Launch Today
EECS141 1 Hw 8 Posted Last one to be graded Due Friday April 30 Hw 6 and 7 Graded and available Project Phase 2 Graded Project Phase 3 Launch Today EECS141 2 1 6 5 4 3 2 1 0 1.5 2 2.5 3 3.5 4 Frequency
More informationChapter 4 Field-Effect Transistors
Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationLAYOUT TECHNIQUES. Dr. Ivan Grech
LAYOUT TECHNIQUES OUTLINE Transistor Layout Resistor Layout Capacitor Layout Floor planning Mixed A/D Layout Automatic Analog Layout Layout Techniques Main Layers in a typical Double-Poly, Double-Metal
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationEE 466/586 VLSI Design. Partha Pande School of EECS Washington State University
EE 466/586 VLSI Design Partha Pande School of EECS Washington State University pande@eecs.wsu.edu Lecture 8 Power Dissipation in CMOS Gates Power in CMOS gates Dynamic Power Capacitance switching Crowbar
More informationSingle Event Effects: SRAM
Scuola Nazionale di Legnaro 29/3/2007 Single Event Effects: SRAM Alessandro Paccagnella Dipartimento di Ingegneria dell Informazione Università di Padova alessandro.paccagnella@unipd.it OUTLINE Introduction
More information1. The MOS Transistor. Electrical Conduction in Solids
Electrical Conduction in Solids!The band diagram describes the energy levels for electron in solids.!the lower filled band is named Valence Band.!The upper vacant band is named conduction band.!the distance
More informationPart 4: Heterojunctions - MOS Devices. MOSFET Current Voltage Characteristics
MOS Device Uses: Part 4: Heterojunctions - MOS Devices MOSCAP capacitor: storing charge, charge-coupled device (CCD), etc. MOSFET transistor: switch, current amplifier, dynamic random access memory (DRAM-volatile),
More informationLecture 5: CMOS Transistor Theory
Lecture 5: CMOS Transistor Theory Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline q q q q q q q Introduction MOS Capacitor nmos I-V Characteristics
More informationA 68 Parallel Row Access Neuromorphic Core with 22K Multi-Level Synapses Based on Logic- Compatible Embedded Flash Memory Technology
A 68 Parallel Row Access Neuromorphic Core with 22K Multi-Level Synapses Based on Logic- Compatible Embedded Flash Memory Technology M. Kim 1, J. Kim 1, G. Park 1, L. Everson 1, H. Kim 1, S. Song 1,2,
More informationECE 342 Electronic Circuits. Lecture 6 MOS Transistors
ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2
More informationLecture 6. Alternative storage technologies. All optical recording. Racetrack memory. Topological kink solitons. Flash memory. Holographic memory
Lecture 6 Alternative storage technologies All optical recording Racetrack memory Topological kink solitons Flash memory Holographic memory Millipede Ferroelectric memory All-optical recording It is possible
More informationSemi-Conductors insulators semi-conductors N-type Semi-Conductors P-type Semi-Conductors
Semi-Conductors In the metal materials considered earlier, the coupling of the atoms together to form the material decouples an electron from each atom setting it free to roam around inside the material.
More informationReliability of TSV interconnects in 3D-IC
Reliability of interconnects in 3D-IC Electromigration voiding analyzed through 3D-FIB-SEM T. Frank, C. Chappaz, F. Lorut - STMicroelectronics, Crolles, France P. Leduc, L. Arnaud, S. Moreau, A. Thuaire
More informationExtending the Era of Moore s Law
14 nm chip X SEM from www.intel.com/content/dam/www/public/us/en/documents/pdf/foundry/mark bohr 2014 idf presentation.pdf Extending the Era of Moore s Law Tsu Jae King Liu Department of Electrical Engineering
More informationElectronics with 2D Crystals: Scaling extender, or harbinger of new functions?
Electronics with 2D Crystals: Scaling extender, or harbinger of new functions? 1 st Workshop on Data Abundant Systems Technology Stanford, April 2014 Debdeep Jena (djena@nd.edu) Electrical Engineering,
More informationEE130: Integrated Circuit Devices
EE130: Integrated Circuit Devices (online at http://webcast.berkeley.edu) Instructor: Prof. Tsu-Jae King (tking@eecs.berkeley.edu) TA s: Marie Eyoum (meyoum@eecs.berkeley.edu) Alvaro Padilla (apadilla@eecs.berkeley.edu)
More informationMOS Transistor Theory
CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS
More informationIMPACT OF GENERATION CENTERS ON THE RETENTION 1T-FBRAM
IMPACT OF GENERATION CENTERS ON THE RETENTION TIME IN 1T-FBRAM M. AOULAICHE, CH. CAILLAT* E. SIMOEN, G. GROESENEKEN AND M. JURCZAK IMEC, KAPELDREEF 75, B 3001 LEUVEN, BELGIUM * MICRON TECHNOLOGYBELGIUM,
More informationSemiconductor Integrated Process Design (MS 635)
Semiconductor Integrated Process Design (MS 635) Instructor: Prof. Keon Jae Lee - Office: 응용공학동 #4306, Tel: #3343 - Email: keonlee@kaist.ac.kr Lecture: (Tu, Th), 1:00-2:15 #2425 Office hour: Tues & Thur
More informationThe K-Input Floating-Gate MOS (FGMOS) Transistor
The K-Input Floating-Gate MOS (FGMOS) Transistor C 1 V D C 2 V D I V D I V S Q C 1 C 2 V S V K Q V K C K Layout V B V K C K Circuit Symbols V S Control Gate Floating Gate Interpoly Oxide Field Oxide Gate
More informationEnhancing the Performance of Organic Thin-Film Transistor using a Buffer Layer
Proceedings of the 9th International Conference on Properties and Applications of Dielectric Materials July 19-23, 29, Harbin, China L-7 Enhancing the Performance of Organic Thin-Film Transistor using
More informationLecture 4: CMOS Transistor Theory
Introduction to CMOS VLSI Design Lecture 4: CMOS Transistor Theory David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Outline q Introduction q MOS Capacitor q
More informationTCAD setup for an advanced SiGe HBT technology applied to the HS, MV and HV transistor versions
TCAD setup for an advanced SiGe HBT technology applied to the HS, MV and HV transistor versions T. Rosenbaum 1,2,3, D. Céli 1, M. Schröter 2, C. Maneux 3 Bipolar ArbeitsKreis München, Germany, November
More informationRandom Access Memory. DRAM & SRAM Design DRAM SRAM MS635. Dynamic Random Access Memory. Static Random Access Memory. Cell Structure. 6 Tr.
DRAM & SRAM Design Random Access Memory Volatile memory Random access is possible if you know the address DRAM DRAM Dynamic Random Access Memory SRAM Static Random Access Memory SRAM Cell Structure Power
More informationSemiconductor Memories
!"#"$%&'()$*#+%$*,' -"+./"$0 1'!*0"#)'2*+03*.$"4* Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Semiconductor Memories December 20, 2002 !"#$%&'()*&'*+&, Memory Classification Memory Architectures
More informationGraphene and new 2D materials: Opportunities for High Frequencies applications
Graphene and new 2D materials: Opportunities for High Frequencies applications April 21th, 2015 H. Happy, E. Pallecchi, B. Plaçais, D. Jiménez, R. Sordan, D. Neumaier Graphene Flagship WP4 HF electronic
More information3D Stacked Buck Converter with SrTiO 3 (STO) Capacitors on Silicon Interposer
3D Stacked Buck Converter with SrTiO 3 (STO) Capacitors on Silicon Interposer Makoto Takamiya 1, Koichi Ishida 1, Koichi Takemura 2,3, and Takayasu Sakurai 1 1 University of Tokyo, Japan 2 NEC Corporation,
More informationECE520 VLSI Design. Lecture 23: SRAM & DRAM Memories. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 23: SRAM & DRAM Memories Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture
More informationRecent Development of FinFET Technology for CMOS Logic and Memory
Recent Development of FinFET Technology for CMOS Logic and Memory Chung-Hsun Lin EECS Department University of California at Berkeley Why FinFET Outline FinFET process Unique features of FinFET Mobility,
More informationModelling and Simulation of Charging and Discharging Processes in Nanocrystal Flash Memories During Program and Erase Operations
Modelling and Simulation of Charging and Discharging Processes in Nanocrystal Flash Memories During Program and Erase Operations Andrea Campera * and Giuseppe Iannaccone Dipartimento di Ingegneria dell
More informationChapter 1. Introduction
Chapter 1. Introduction In this chapter, ferroelectric materials are briefly introduced with emphasis on their nonvolatile memory properties and their potential impact on the current state of digital memories.
More information