Chapter 3 Basics Semiconductor Devices and Processing
|
|
- William McBride
- 6 years ago
- Views:
Transcription
1 Chapter 3 Basics Semiconductor Devices and Processing Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 1
2 Objectives Identify at least two semiconductor materials from the periodic table of elements List n-type and p-type dopants Describe a diode and a MOS transistor List three kinds of chips made in the semiconductor industry List at least four basic processes required for a chip manufacturing Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 2
3 Topics What is semiconductor Basic semiconductor devices Basics of IC processing Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 3
4 What is Semiconductor Conductivity between conductor and insulator Conductivity can be controlled by dopant Silicon and germanium Compound semiconductors SiGe, SiC GaAs, InP, etc. Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 4
5 Periodic Table of the Elements Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 5
6 Semiconductor Substrate and Dopants P-type Dopant Substrate N-type Dopants Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 6
7 Orbital and Energy Band Structure of an Atom Valence shells Conducting band, E c Nuclei Band gap, E g Valence band, E v Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 7
8 Band Gap and Resistivity E g = 1.1 ev E g = 8 ev Aluminum Sodium Silicon Silicon dioxide 2.7 µω cm 4.7 µω cm ~ µω cm > µω cm Conductors Semiconductor Insulator Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 8
9 Crystal Structure of Single Crystal Silicon Shared electrons Si Si Si Si Si Si Si Si Si Si Si Si Si - Si Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 9
10 Why Silicon Abundant, inexpensive Thermal stability Silicon dioxide is a strong dielectric and relatively easy to form Silicon dioxide can be used as diffusion doping mask Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 10
11 N-type (Arsenic) Doped Silicon and Its Donor Energy Band Si Si Si Si As Si Conducting band, E c Extra Electron E g = 1.1 ev E d ~ 0.05 ev Si Si - Si Valence band, E v Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 11
12 P-type (Boron) Doped Silicon and Its Donor Energy Band Si Si Si Si B Si Hole Conducting band, E c E g = 1.1 ev Si Si - Si E a ~ 0.05 ev Electron Valence band, E v Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 12
13 Illustration of Hole Movement Conducting band, E c Conducting band, E c Conducting band, E c Electron E g = 1.1 ev E a ~ 0.05 ev Electron E g = 1.1 ev Electron E g = 1.1 ev Hole Valence band, E v Hole Valence band, E v Valence band, E v Hole Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 13
14 Dopant Concentration and Resistivity Resistivity P-type, Boron N-type, Phosphorus Dopant concentration Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 14
15 Dopant Concentration and Resistivity Higher dopant concentration, more carriers (electrons or holes) Higher conductivity, lower resistivity Electrons move faster than holes N-type silicon has lower resistivity than p- type silicon at the same dopant concentration Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 15
16 Basic Devices Resistor Capacitor Diode Bipolar Transistor MOS Transistor Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 16
17 Resistor l ρ h w l R = ρ wh ρ: Resistivity Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 17
18 Resistor Resistors are made by doped silicon or polysilicon on an IC chip Resistance is determined by length, line width, height, and dopant concentration Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 18
19 Capacitors κ l d h hl C = κ d κ: Dielectric Constant Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 19
20 Capacitors Charge storage device Memory Devices, esp. DRAM Challenge: reduce capacitor size while keeping the capacitance High-κ dielectric materials Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 20
21 Capacitors Poly Si Oxide Si Dielectric Layer Poly 1 Poly 2 Heavily Doped Si Dielectric Layer Poly Si Si Parallel plate Stacked Deep Trench Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 21
22 Metal Interconnection and RC Delay Dielectric, κ Metal, ρ l I d w Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 22
23 Diode P-N Junction Allows electric current go through only when it is positively biased. Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 23
24 Diode V1 V2 P1 P2 V1 > current V2, P1 > P2, current V1 < V2, no current P1 < P2, no current Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 24
25 Figure 3.14 Transition region + + P N Vn Vp V0 Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 25
26 Intrinsic Potential kt V = ln 0 q N N a 2 i n d For silicon V 0 ~ 0.7 V Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 26
27 I-V Curve of Diode I V -I 0 Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 27
28 Bipolar Transistor PNP or NPN Switch Amplifier Analog circuit Fast, high power device Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 28
29 NPN and PNP Transistors E E B C B N P N C C E B C B P N P E Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 29
30 NPN Bipolar Transistor Emitter Base Collector Al Cu Si SiO 2 n p n p n-epi Electron flow n + buried layer P-substrate p + Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 30
31 Sidewall Base Contact NPN Bipolar Transistor Base CVD oxide Emitter Metal CVD oxide Collector CVD oxide Poly Field oxide p n + p n Epi Field oxide n + Buried Layer n + Field oxide P-substrate Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 31
32 MOS Transistor Metal-oxide-semiconductor Also called MOSFET (MOS Field Effect Transistor) Simple, symmetric structure Switch, good for digital, logic circuit Most commonly used devices in the semiconductor industry Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 32
33 NMOS Device Basic Structure V G V D V G Metal Gate n + Source p-si n + Drain Ground V D Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 33
34 NMOS Device Positive charges V G = 0 V D Electron flow V G > V T > 0 V D > 0 Metal Gate SiO 2 n + Source p-si n + Drain SiO2 n + Source p-si Drain n + No current Negative charges Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 34
35 PMOS Device Negative charges V G = 0 V D Hole flow V G < V T < 0 V D > 0 Metal Gate SiO 2 p + Source n-si p + Drain SiO2 p + Source n-si Drain p + No current Positive charges Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 35
36 MOSFET Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 36
37 MOSFET and Drinking Fountain MOSFET Drinking Fountain Source, drain, gate Source/drain biased Voltage on gate to turn-on Current flow between source and drain Source, drain, gate valve Pressurized source Pressure on gate (button) to turn-on Current flow between source and drain Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 37
38 Basic Circuits Bipolar PMOS NMOS CMOS BiCMOS Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 38
39 Devices with Different Substrates Silicon Bipolar MOSFET BiCMOS Dominate IC industry Germanium Compound Bipolar: high speed devices GaAs: up to 20 GHz device Light emission diode (LED) Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 39
40 Market of Semiconductor Products 100% 50% Bipolar MOSFET Compound } 8% 4% }} 88% Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 40
41 Bipolar IC Earliest IC chip 1961, four bipolar transistors, $ Market share reducing rapidly Still used for analog systems and power devices TV, VCR, Cellar phone, etc. Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 41
42 PMOS First MOS field effect transistor, 1960 Used for digital logic devices in the 1960s Replaced by NMOS after the mid-1970s Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 42
43 NMOS Faster than PMOS Used for digital logic devices in 1970s and 1980s Electronic watches and hand-hold calculators Replaced by CMOS after the 1980s Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 43
44 CMOS Most commonly used circuit in IC chip since 1980s Low power consumption High temperature stability High noise immunity Symmetric design Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 44
45 CMOS Inverter V dd PMOS V in V out NMOS V ss Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 45
46 CMOS IC n + Source/Drain Gate Oxide p + Source/Drain Polysilicon p-si STI Balk Si n-si USG Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 46
47 BiCMOS Combination of CMOS and bipolar circuits Mainly in 1990s CMOS as logic circuit Bipolar for input/output Faster than CMOS Higher power consumption Likely will have problem when power supply voltage dropping below one volt Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 47
48 IC Chips Memory Microprocessor Application specific IC (ASIC) Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 48
49 Memory Chips Devices store data in the form of electric charge Volatile memory Dynamic random access memory (DRAM) S random access memory (SRAM) Non-volatile memory Erasable programmable read only memory (EPROM) FLASH Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 49
50 DRAM Major component of computer and other electronic instruments for data storage Main driving force of IC processing development One transistor, one capacitor Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 50
51 Basic DRAM Memory Cell NMOS Word line Capacitor Bit line V dd Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 51
52 SRAM Fast memory application such as computer cache memory to store commonly used instructions Unit memory cell consists of six transistors Much faster than DRAM More complicated processing, more expensive Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 52
53 EPROM Non-volatile memory Keeping data ever without power supply Computer bios memory which keeps boot up instructions Floating gate UV light memory erase Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 53
54 EPROM Passivation Dielectric V G V D Inter-poly Dielectric Gate Oxide n + Source Poly 2 Poly 1 p-si n + Drain Control Gate Floating Gate Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 54
55 EPROM Programming Passivation Dielectric V G >V T >0 V D > 0 Inter-poly Dielectric Gate Oxide n + Source Poly 2 e - e - e - e - e - e - e - p-si n + Drain Control Gate Floating Gate Electron Tunneling Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 55
56 EPROM Programming Passivation Dielectric V G >V T >0 UV light V D > 0 Inter-poly Dielectric Gate Oxide n + Source e - e - Poly 2 p-si n + Drain Control Gate Floating Gate Electron Tunneling Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 56
57 IC Fabrication Processes Adding Ion implantation, Diffusion Grown thin film, SiO 2 Deposited thin film CV PVD Electrical Epi, Poly Dielectri Meta IC Fab. Removing Heating Patterning Wafer Clean Etch CMP Annealing Reflow Alloying Photolithography Patterned etch Blanket Strip Meta Oxid Implantati Dielectri Meta Exposure (heating) PR coating (adding) Baking (heating, Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 57 Developing
58 Basic Bipolar Process Steps Buried layer doping Epitaxial silicon growth Isolation and transistor doping Interconnection Passivation Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 58
59 Buried Layer Implantation SiO 2 P-silicon n + Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 59
60 Epitaxy Grow n + buried layer n-epi P-silicon Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 60
61 Isolation Implantation p + n + buried layer n-epi p + P-silicon Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 61
62 Emitter/Collector and Base Implantation p + n + p n + n-epi p + n + buried layer P-silicon Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 62
63 SiO 2 Metal Etch Emitter Base Collector Al Cu Si p + n + p n+ n-epi p + n + buried layer P-silicon Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 63
64 SiO 2 Passivation Oxide Deposition Emitter Base Collector Al Cu Si p + n + p n+ p + n-epi n + buried layer P-silicon CVD oxide Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 64
65 MOSFET Good for digital electronics Major driving forces: Watches Calculators PC Internet Telecommunication Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 65
66 1960s: PMOS Process Bipolar dominated First MOSFET made in Bell Labs Silicon substrate Diffusion for doping Boron diffuses faster in silicon PMOS Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 66
67 PMOS Process Sequence (1960s) Wafer clean (R) Etch oxide (R) Field oxidation (A) Strip photo resist (R) Mask 1. (Source/Drain) (P) Al deposition (A) Etch oxide (R) Mask 4. (Metal) (P) Strip photo resist/clean (R) Etch Aluminum (R) S/D diffusion (B)/Oxidation (A) Strip photo resist (R) Mask 2. (Gate) (P) Metal Anneal (H) Etch oxide (R) CVD oxide (A) Strip photo resist/clean (R) Mask 5. (Bonding pad) (P) Gate oxidation (A) Etch oxide (R) Mask 3. (Contact) (P) Test and packaging Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 67
68 Wafer clean, field oxidation, and photoresist coating Native Oxide N-Silicon N-Silicon Field Oxide Primer Field Oxide Photoresist N-Silicon N-Silicon Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 68
69 Photolithography and etch Source/Drain Mask Field Oxide Source/Drain Mask UV Light Photoresist PR N-Silicon N-Silicon Field Oxide Field Oxide PR PR N-Silicon N-Silicon Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 69
70 Source/drain doping and gate oxidation Field Oxide Field Oxide N-Silicon p + p + N-Silicon Field Oxide Gate Oxide Field Oxide p + p + N-Silicon p + p + N-Silicon Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 70
71 Contact, Metallization, and Passivation Gate Oxide Field Oxide Gate Oxide Al Si Field Oxide p + p + N-Silicon p + p + N-Silicon Gate Oxide Field Oxide Gate Oxide CVD Cap Oxide p + N-Silicon p + p + N-Silicon p + Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 71
72 Illustration of a PMOS Gate Oxide CVD Cap Oxide p + N-Silicon p + Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 72
73 NMOS Process after mid-1970s Doping: ion implantation replaced diffusion NMOS replaced PMOS NMOS is faster than PMOS Self-aligned source/drain Main driving force: watches and calculators Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 73
74 Self-aligned S/D Implantation Phosphorus Ions, P + Polysilicon Field oxide Gate n + n + p-silicon Source/Drain Gate oxide Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 74
75 NMOS Process Sequence (1970s) Wafer clean PSG reflow Grow field oxide Mask 3. Contact Mask 1. Active Area Etch PSG/USG Etch oxide Strip photo resist/clean Strip photo resist/clean Al deposition Grow gate oxide Mask 4. Metal Deposit polysilicon Etch Aluminum Mask 2. Gate Strip photo resist Etch polysilicon Metal anneal Strip photo resist/clean CVD oxide S/D and poly dope implant Mask 5. Bonding pad Anneal and poly reoxidation Etch oxide CVD USG/PSG Test and packaging Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 75
76 NMOS Process Sequence Clean p-si p-si Field Oxidation Oxide Etch p-si p-si Gate Oxidation Poly Dep. p-si poly p-si poly Poly Etch P + Ion Implant p-si poly poly n + p-si n + Annealing Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 76
77 NMOS Process Sequence PSG Dep. PSG poly p-si PSG poly p-si PSG Reflow PSG Etch PSG poly p-si Al Si PSG poly p-si Metal Dep. Al Si Al Si SiN Metal Etch PSG poly p-si PSG poly n + n + p-si Nitride Dep. Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 77
78 CMOS In the 1980s MOSFET IC surpassed bipolar LCD replaced LED Power consumption of circuit CMOS replaced NMOS Still dominates the IC market Backbone of information revolution Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 78
79 Advantages of CMOS Low power consumption High temperature stability High noise immunity Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 79
80 CMOS Inverter, Its Logic Symbol and Logic Table V dd V in V out PMOS V in V out NMOS In Out V ss Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 80
81 CMOS Chip with 2 Metal Layers PD2 Nitride PD1 Oxide Metal 2, Al Cu Si p + n + IMD PMD Poly Si Gate n + Al Cu Si BPSG LOCOS SiO 2 p + P-type substrate USG dep/etch/dep p + p + N-well Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 81
82 CMOS Chip with 4 Metal Layers Tantalum barrier layer Passivation 2, nitride Passivation 1, USG Metal 4 Lead-tin alloy bump Copper FSG Tungsten plug Metal 3 Metal 2 M 1 Copper Cu Copper Cu FSG FSG FSG FSG FSG Nitride etch stop layer Nitride seal layer Tantalum barrier layer T/TiN barrier & Tungsten local PSG Tungsten adhesion layer Interconnection STI n + n + USG p + p + P-well PMD nitride Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm N-well 82 P-epi barrier layer P-wafer
83 Summary Semiconductors are the materials with conductivity between conductor and insulator Its conductivity can be controlled by dopant concentration and applied voltage Silicon, germanium, and gallium arsenate Silicon most popular: abundant and stable oxide Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 83
84 Summary Boron doped semiconductor is p-type, majority carriers are holes P, As, or Sb doped semiconductor is p-type, the majority carriers are electrons Higher dopant concentration, lower resistivity At the same dopant concentration, n-type has lower resistivity than p-type Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 84
85 Summary R=ρ l/a C=κ A/d Capacitors are mainly used in DRAM Bipolar transistors can amplify electric signal, mainly used for analog systems MOSFET electric controlled switch, mainly used for digital systems Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 85
86 Summary MOSFETs dominated IC industry since 1980s Three kinds IC chips microprocessor, memory, and ASIC Advantages of CMOS: low power, high temperature stability, high noise immunity, and clocking simplicity Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 86
87 Summary The basic CMOS process steps are transistor making (front-end) and interconnection/passivation (back-end) The most basic semiconductor processes are adding, removing, heating, and patterning processes. Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 87
EE 5211 Analog Integrated Circuit Design. Hua Tang Fall 2012
EE 5211 Analog Integrated Circuit Design Hua Tang Fall 2012 Today s topic: 1. Introduction to Analog IC 2. IC Manufacturing (Chapter 2) Introduction What is Integrated Circuit (IC) vs discrete circuits?
More informationLecture 150 Basic IC Processes (10/10/01) Page ECE Analog Integrated Circuits and Systems P.E. Allen
Lecture 150 Basic IC Processes (10/10/01) Page 1501 LECTURE 150 BASIC IC PROCESSES (READING: TextSec. 2.2) INTRODUCTION Objective The objective of this presentation is: 1.) Introduce the fabrication of
More informationEE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing
EE115C Winter 2017 Digital Electronic Circuits Lecture 3: MOS RC Model, CMOS Manufacturing Agenda MOS Transistor: RC Model (pp. 104-113) S R on D CMOS Manufacturing Process (pp. 36-46) S S C GS G G C GD
More informationThin Film Transistors (TFT)
Thin Film Transistors (TFT) a-si TFT - α-si:h (Hydrogenated amorphous Si) deposited with a PECVD system (low temp. process) replaces the single crystal Si substrate. - Inverted staggered structure with
More informationLecture 0: Introduction
Lecture 0: Introduction Introduction q Integrated circuits: many transistors on one chip q Very Large Scale Integration (VLSI): bucketloads! q Complementary Metal Oxide Semiconductor Fast, cheap, low power
More informationSelf-study problems and questions Processing and Device Technology, FFF110/FYSD13
Self-study problems and questions Processing and Device Technology, FFF110/FYSD13 Version 2016_01 In addition to the problems discussed at the seminars and at the lectures, you can use this set of problems
More informationChapter 2. Design and Fabrication of VLSI Devices
Chapter 2 Design and Fabrication of VLSI Devices Jason Cong 1 Design and Fabrication of VLSI Devices Objectives: To study the materials used in fabrication of VLSI devices. To study the structure of devices
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems
ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Lec 6: September 18, 2017 MOS Model You are Here: Transistor Edition! Previously: simple models (0 and 1 st order) " Comfortable
More informationDigital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories
Digital Integrated Circuits A Design Perspective Semiconductor Chapter Overview Memory Classification Memory Architectures The Memory Core Periphery Reliability Case Studies Semiconductor Memory Classification
More informationSemiconductor Memories
Semiconductor References: Adapted from: Digital Integrated Circuits: A Design Perspective, J. Rabaey UCB Principles of CMOS VLSI Design: A Systems Perspective, 2nd Ed., N. H. E. Weste and K. Eshraghian
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationDigital Integrated Circuits A Design Perspective
Semiconductor Memories Adapted from Chapter 12 of Digital Integrated Circuits A Design Perspective Jan M. Rabaey et al. Copyright 2003 Prentice Hall/Pearson Outline Memory Classification Memory Architectures
More informationESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems
ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Lec 6: September 14, 2015 MOS Model You are Here: Transistor Edition! Previously: simple models (0 and 1 st order) " Comfortable
More informationMOS Transistor Properties Review
MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO
More informationChapter 8 Ion Implantation
Chapter 8 Ion Implantation 2006/5/23 1 Wafer Process Flow Materials IC Fab Metalization CMP Dielectric deposition Test Wafers Masks Thermal Processes Implant PR strip Etch PR strip Packaging Photolithography
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 29, 2019 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2019 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More information! Previously: simple models (0 and 1 st order) " Comfortable with basic functions and circuits. ! This week and next (4 lectures)
ESE370: CircuitLevel Modeling, Design, and Optimization for Digital Systems Lec 6: September 18, 2017 MOS Model You are Here: Transistor Edition! Previously: simple models (0 and 1 st order) " Comfortable
More informationSemiconductor Physics fall 2012 problems
Semiconductor Physics fall 2012 problems 1. An n-type sample of silicon has a uniform density N D = 10 16 atoms cm -3 of arsenic, and a p-type silicon sample has N A = 10 15 atoms cm -3 of boron. For each
More informationCVD: General considerations.
CVD: General considerations. PVD: Move material from bulk to thin film form. Limited primarily to metals or simple materials. Limited by thermal stability/vapor pressure considerations. Typically requires
More informationFabrication Technology, Part I
EEL5225: Principles of MEMS Transducers (Fall 2004) Fabrication Technology, Part I Agenda: Microfabrication Overview Basic semiconductor devices Materials Key processes Oxidation Thin-film Deposition Reading:
More informationLecture 12: MOS Capacitors, transistors. Context
Lecture 12: MOS Capacitors, transistors Context In the last lecture, we discussed PN diodes, and the depletion layer into semiconductor surfaces. Small signal models In this lecture, we will apply those
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals Bond Model of Electrons and Holes Si Si Si Si Si Si Si Si Si Silicon
More informationLecture 25. Semiconductor Memories. Issues in Memory
Lecture 25 Semiconductor Memories Issues in Memory Memory Classification Memory Architectures TheMemoryCore Periphery 1 Semiconductor Memory Classification RWM NVRWM ROM Random Access Non-Random Access
More informationLecture 3: CMOS Transistor Theory
Lecture 3: CMOS Transistor Theory Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V Characteristics Gate and Diffusion Capacitance 2 Introduction So far, we have treated transistors
More information! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 3, 018 MOS Transistor Theory, MOS Model Lecture Outline! CMOS Process Enhancements! Semiconductor Physics " Band gaps " Field Effects!
More informationLecture 4: CMOS Transistor Theory
Introduction to CMOS VLSI Design Lecture 4: CMOS Transistor Theory David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Outline q Introduction q MOS Capacitor q
More information! Previously: simple models (0 and 1 st order) " Comfortable with basic functions and circuits. ! This week and next (4 lectures)
ESE370: CircuitLevel Modeling, Design, and Optimization for Digital Systems Lec 6: September 14, 2015 MOS Model You are Here: Transistor Edition! Previously: simple models (0 and 1 st order) " Comfortable
More informationThe Devices: MOS Transistors
The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor
More informationDigital Electronics Part II - Circuits
Digital Electronics Part - Circuits Dr.. J. Wassell Gates from Transistors ntroduction Logic circuits are non-linear, consequently we will introduce a graphical technique for analysing such circuits The
More informationSEMICONDUCTOR MEMORIES
SEMICONDUCTOR MEMORIES Semiconductor Memory Classification RWM NVRWM ROM Random Access Non-Random Access EPROM E 2 PROM Mask-Programmed Programmable (PROM) SRAM FIFO FLASH DRAM LIFO Shift Register CAM
More informationChapter 12: Electrical Properties. RA l
Charge carriers and conduction: Chapter 12: Electrical Properties Charge carriers include all species capable of transporting electrical charge, including electrons, ions, and electron holes. The latter
More information4FNJDPOEVDUPS 'BCSJDBUJPO &UDI
2010.5.4 1 Major Fabrication Steps in CMOS Process Flow UV light oxygen Silicon dioxide Silicon substrate Oxidation (Field oxide) photoresist Photoresist Coating Mask exposed photoresist Mask-Wafer Exposed
More informationCMOS Devices. PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors
CMOS Devices PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors PN Junctions Diffusion causes depletion region D.R. is insulator and establishes barrier
More informationECE520 VLSI Design. Lecture 8: Interconnect Manufacturing and Modeling. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 8: Interconnect Manufacturing and Modeling Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review
More information! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 9, 019 MOS Transistor Theory, MOS Model Lecture Outline CMOS Process Enhancements Semiconductor Physics Band gaps Field Effects
More information2. (2pts) What is the major difference between an epitaxial layer and a polysilicon layer?
EE 330 Exam 1 Spring 2017 Name Instructions: Students may bring 1 page of notes (front and back) to this exam and a calculator but the use of any device that has wireless communication capability is prohibited.
More informationIC Fabrication Technology
IC Fabrication Technology * History: 1958-59: J. Kilby, Texas Instruments and R. Noyce, Fairchild * Key Idea: batch fabrication of electronic circuits n entire circuit, say 10 7 transistors and 5 levels
More informationELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft
ELEN0037 Microelectronic IC Design Prof. Dr. Michael Kraft Lecture 2: Technological Aspects Technology Passive components Active components CMOS Process Basic Layout Scaling CMOS Technology Integrated
More information3C3 Analogue Circuits
Department of Electronic & Electrical Engineering Trinity College Dublin, 2014 3C3 Analogue Circuits Prof J K Vij jvij@tcd.ie Lecture 1: Introduction/ Semiconductors & Doping 1 Course Outline (subject
More informationEE 434 Lecture 12. Process Flow (wrap up) Device Modeling in Semiconductor Processes
EE 434 Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes Quiz 6 How have process engineers configured a process to assure that the thickness of the gate oxide for the p-channel
More informationESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today MOS MOS. Capacitor. Idea
ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 9: September 26, 2011 MOS Model Today MOS Structure Basic Idea Semiconductor Physics Metals, insulators Silicon lattice
More informationLecture 11: MOS Transistor
Lecture 11: MOS Transistor Prof. Niknejad Lecture Outline Review: MOS Capacitors Regions MOS Capacitors (3.8 3.9) CV Curve Threshold Voltage MOS Transistors (4.1 4.3): Overview Cross-section and layout
More informationVLSI GATE LEVEL DESIGN UNIT - III P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT
VLSI UNIT - III GATE LEVEL DESIGN P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) contents GATE LEVEL DESIGN : Logic Gates and Other complex gates, Switch logic, Alternate gate circuits, Time Delays, Driving large
More informationnmos IC Design Report Module: EEE 112
nmos IC Design Report Author: 1302509 Zhao Ruimin Module: EEE 112 Lecturer: Date: Dr.Zhao Ce Zhou June/5/2015 Abstract This lab intended to train the experimental skills of the layout designing of the
More informationFilm Deposition Part 1
1 Film Deposition Part 1 Chapter 11 : Semiconductor Manufacturing Technology by M. Quirk & J. Serda Spring Semester 2013 Saroj Kumar Patra Semidonductor Manufacturing Technology, Norwegian University of
More informationSemiconductor Physics Problems 2015
Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible
More informationA semiconductor is an almost insulating material, in which by contamination (doping) positive or negative charge carriers can be introduced.
Semiconductor A semiconductor is an almost insulating material, in which by contamination (doping) positive or negative charge carriers can be introduced. Page 2 Semiconductor materials Page 3 Energy levels
More informationIntroduction to Semiconductor Physics. Prof.P. Ravindran, Department of Physics, Central University of Tamil Nadu, India
Introduction to Semiconductor Physics 1 Prof.P. Ravindran, Department of Physics, Central University of Tamil Nadu, India http://folk.uio.no/ravi/cmp2013 Review of Semiconductor Physics Semiconductor fundamentals
More informationPhysical Properties of Materials. 1. Electrical Properties 2. Optical Properties 3. Magnetic Properties
Physical Properties of Materials 1. Electrical Properties 2. Optical Properties 3. Magnetic Properties 1 1. electrical properties 2 (1) electrical conduction in metals classical Model metallic bonds make
More informationCMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor
CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1
More informationLecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor
Lecture 15 OUTLINE MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Electrostatics t ti Charge vs. voltage characteristic Reading: Chapter 6.1 6.2.1 EE105 Fall 2007
More information12. Memories / Bipolar transistors
Technische Universität Graz Institute of Solid State Physics 12. Memories / Bipolar transistors Jan. 9, 2019 Technische Universität Graz Institute of Solid State Physics Exams January 31 March 8 May 17
More informationGMU, ECE 680 Physical VLSI Design 1
ECE680: Physical VLSI Design Chapter VIII Semiconductor Memory (chapter 12 in textbook) 1 Chapter Overview Memory Classification Memory Architectures The Memory Core Periphery Reliability Case Studies
More informationEE141- Fall 2002 Lecture 27. Memory EE141. Announcements. We finished all the labs No homework this week Projects are due next Tuesday 9am EE141
- Fall 2002 Lecture 27 Memory Announcements We finished all the labs No homework this week Projects are due next Tuesday 9am 1 Today s Lecture Memory:» SRAM» DRAM» Flash Memory 2 Floating-gate transistor
More informationCS 152 Computer Architecture and Engineering. Lecture 11 VLSI
CS 152 Computer Architecture and Engineering Lecture 11 VLSI 2005-10-6 John Lazzaro (www.cs.berkeley.edu/~lazzaro) TAs: David Marquardt and Udam Saini www-inst.eecs.berkeley.edu/~cs152/ Today: State Storage
More informationExtensive reading materials on reserve, including
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More informationR. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition. Figures for Chapter 6
R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition Figures for Chapter 6 Free electron Conduction band Hole W g W C Forbidden Band or Bandgap W V Electron energy Hole Valence
More informationHw 6 and 7 Graded and available Project Phase 2 Graded Project Phase 3 Launch Today
EECS141 1 Hw 8 Posted Last one to be graded Due Friday April 30 Hw 6 and 7 Graded and available Project Phase 2 Graded Project Phase 3 Launch Today EECS141 2 1 6 5 4 3 2 1 0 1.5 2 2.5 3 3.5 4 Frequency
More informationEE410 vs. Advanced CMOS Structures
EE410 vs. Advanced CMOS Structures Prof. Krishna S Department of Electrical Engineering S 1 EE410 CMOS Structure P + poly-si N + poly-si Al/Si alloy LPCVD PSG P + P + N + N + PMOS N-substrate NMOS P-well
More informationThe Devices. Jan M. Rabaey
The Devices Jan M. Rabaey Goal of this chapter Present intuitive understanding of device operation Introduction of basic device equations Introduction of models for manual analysis Introduction of models
More informationMultiple Gate CMOS and Beyond
Multiple CMOS and Beyond Dept. of EECS, KAIST Yang-Kyu Choi Outline 1. Ultimate Scaling of MOSFETs - 3nm Nanowire FET - 8nm Non-Volatile Memory Device 2. Multiple Functions of MOSFETs 3. Summary 2 CMOS
More informationSemiconductor memories
Semiconductor memories Semiconductor Memories Data in Write Memory cell Read Data out Some design issues : How many cells? Function? Power consuption? Access type? How fast are read/write operations? Semiconductor
More informationChapter 1 Overview of Semiconductor Materials and Physics
Chapter 1 Overview of Semiconductor Materials and Physics Professor Paul K. Chu Conductivity / Resistivity of Insulators, Semiconductors, and Conductors Semiconductor Elements Period II III IV V VI 2 B
More informationLecture 020 Review of CMOS Technology (09/01/03) Page 020-1
Lecture 020 Review of CMOS Technology (09/01/03) Page 020-1 LECTURE 020 REVIEW OF CMOS TECHNOLOGY INTRODUCTION Objective Provide sufficient background to understand the limits and capabilities of CMOS
More informationSemiconductor Memories
!"#"$%&'()$*#+%$*,' -"+./"$0 1'!*0"#)'2*+03*.$"4* Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Semiconductor Memories December 20, 2002 !"#$%&'()*&'*+&, Memory Classification Memory Architectures
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 2: January 17, 2017 MOS Fabrication pt. 1: Physics and Methodology Lecture Outline! Digital CMOS Basics! VLSI Fundamentals! Fabrication Process
More informationCS 152 Computer Architecture and Engineering
CS 152 Computer Architecture and Engineering Lecture 12 VLSI II 2005-2-24 John Lazzaro (www.cs.berkeley.edu/~lazzaro) TAs: Ted Hong and David Marquardt www-inst.eecs.berkeley.edu/~cs152/ Last Time: Device
More informationIon Implant Part 1. Saroj Kumar Patra, TFE4180 Semiconductor Manufacturing Technology. Norwegian University of Science and Technology ( NTNU )
1 Ion Implant Part 1 Chapter 17: Semiconductor Manufacturing Technology by M. Quirk & J. Serda Spring Semester 2014 Saroj Kumar Patra,, Norwegian University of Science and Technology ( NTNU ) 2 Objectives
More informationMagnetic core memory (1951) cm 2 ( bit)
Magnetic core memory (1951) 16 16 cm 2 (128 128 bit) Semiconductor Memory Classification Read-Write Memory Non-Volatile Read-Write Memory Read-Only Memory Random Access Non-Random Access EPROM E 2 PROM
More informationJFET/MESFET. JFET: small gate current (reverse leakage of the gate-to-channel junction) More gate leakage than MOSFET, less than bipolar.
JFET/MESFET JFET: small gate current (reverse leakage of the gate-to-channel junction) More gate leakage than MOSFET, less than bipolar. JFET has higher transconductance than the MOSFET. Used in low-noise,
More informationIntroduction to CMOS VLSI Design Lecture 1: Introduction
Introduction to CMOS VLSI Design Lecture 1: Introduction David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Introduction Integrated circuits: many transistors
More informationEE130: Integrated Circuit Devices
EE130: Integrated Circuit Devices (online at http://webcast.berkeley.edu) Instructor: Prof. Tsu-Jae King (tking@eecs.berkeley.edu) TA s: Marie Eyoum (meyoum@eecs.berkeley.edu) Alvaro Padilla (apadilla@eecs.berkeley.edu)
More informationElectronic Circuits for Mechatronics ELCT 609 Lecture 2: PN Junctions (1)
Electronic Circuits for Mechatronics ELCT 609 Lecture 2: PN Junctions (1) Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 Electronic (Semiconductor) Devices P-N Junctions (Diodes): Physical
More informationMicroelectronics Part 1: Main CMOS circuits design rules
GBM8320 Dispositifs Médicaux telligents Microelectronics Part 1: Main CMOS circuits design rules Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim! http://www.cours.polymtl.ca/gbm8320/! med-amine.miled@polymtl.ca!
More informationClassification of Solids
Classification of Solids Classification by conductivity, which is related to the band structure: (Filled bands are shown dark; D(E) = Density of states) Class Electron Density Density of States D(E) Examples
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 2: January 19, 2016 MOS Fabrication pt. 1: Physics and Methodology Lecture Outline! Digital CMOS Basics! VLSI Fundamentals! Fabrication Process
More informationCMOS Digital Integrated Circuits Lec 13 Semiconductor Memories
Lec 13 Semiconductor Memories 1 Semiconductor Memory Types Semiconductor Memories Read/Write (R/W) Memory or Random Access Memory (RAM) Read-Only Memory (ROM) Dynamic RAM (DRAM) Static RAM (SRAM) 1. Mask
More informationLECTURE 23. MOS transistor. 1 We need a smart switch, i.e., an electronically controlled switch. Lecture Digital Circuits, Logic
LECTURE 23 Lecture 16-20 Digital Circuits, Logic 1 We need a smart switch, i.e., an electronically controlled switch 2 We need a gain element for example, to make comparators. The device of our dreams
More informationVLSI VLSI CIRCUIT DESIGN PROCESSES P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT
VLSI VLSI CIRCUIT DESIGN PROCESSES P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) SYLLABUS UNIT II VLSI CIRCUIT DESIGN PROCESSES: VLSI Design Flow, MOS Layers, Stick Diagrams, Design Rules and Layout, 2 m CMOS Design
More informationIntroduction to Transistors. Semiconductors Diodes Transistors
Introduction to Transistors Semiconductors Diodes Transistors 1 Semiconductors Typical semiconductors, like silicon and germanium, have four valence electrons which form atomic bonds with neighboring atoms
More informationAdministrative Stuff
EE141- Spring 2004 Digital Integrated Circuits Lecture 30 PERSPECTIVES 1 Administrative Stuff Homework 10 posted just for practice. No need to turn in (hw 9 due today). Normal office hours next week. HKN
More informationLecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor
Lecture 15 OUTLINE MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Electrostatics Charge vs. voltage characteristic Reading: Chapter 6.1 6.2.1 EE15 Spring 28 Lecture
More informationSemiconductors. Semiconductors also can collect and generate photons, so they are important in optoelectronic or photonic applications.
Semiconductors Semiconducting materials have electrical properties that fall between true conductors, (like metals) which are always highly conducting and insulators (like glass or plastic or common ceramics)
More informationFrom Physics to Logic
From Physics to Logic This course aims to introduce you to the layers of abstraction of modern computer systems. We won t spend much time below the level of bits, bytes, words, and functional units, but
More informationRandom Access Memory. DRAM & SRAM Design DRAM SRAM MS635. Dynamic Random Access Memory. Static Random Access Memory. Cell Structure. 6 Tr.
DRAM & SRAM Design Random Access Memory Volatile memory Random access is possible if you know the address DRAM DRAM Dynamic Random Access Memory SRAM Static Random Access Memory SRAM Cell Structure Power
More informationEE141- Spring 2003 Lecture 3. Last Lecture
- Spring 003 Lecture 3 IC Manufacturing 1 Last Lecture Design Metrics (part 1) Today Design metrics (wrap-up) IC manufacturing 1 Administrivia Discussion sessions start this week. Only one this week (Dejan
More informationMSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University
MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University Practice Final Exam 1 Read the questions carefully Label all figures
More informationAE74 VLSI DESIGN JUN 2015
Q.2 a. Write down the different levels of integration of IC industry. (4) b. With neat sketch explain briefly PMOS & NMOS enhancement mode transistor. N-MOS enhancement mode transistor:- This transistor
More informationChapter 8 Ion Implantation
Chapter 8 Ion Implantation Hong Xiao, Ph. D. hxiao89@hotmail.com www2.austin.cc.tx.us/hongxiao/book.htm Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 1 Objectives List at least three commonly
More informationEE301 Electronics I , Fall
EE301 Electronics I 2018-2019, Fall 1. Introduction to Microelectronics (1 Week/3 Hrs.) Introduction, Historical Background, Basic Consepts 2. Rewiev of Semiconductors (1 Week/3 Hrs.) Semiconductor materials
More information6.012 Electronic Devices and Circuits
Page 1 of 12 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits FINAL EXAMINATION Open book. Notes: 1. Unless
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Fall Exam 1
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 143 Fall 2008 Exam 1 Professor Ali Javey Answer Key Name: SID: 1337 Closed book. One sheet
More informationIon Implantation. alternative to diffusion for the introduction of dopants essentially a physical process, rather than chemical advantages:
Ion Implantation alternative to diffusion for the introduction of dopants essentially a physical process, rather than chemical advantages: mass separation allows wide varies of dopants dose control: diffusion
More informationGold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications
Gold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications D. Tsoukalas, S. Kolliopoulou, P. Dimitrakis, P. Normand Institute of Microelectronics, NCSR Demokritos, Athens, Greece S. Paul,
More informationITT Technical Institute ET215 Devices I Unit 1
ITT Technical Institute ET215 Devices I Unit 1 Chapter 1 Chapter 2, Sections 2.1-2.4 Chapter 1 Basic Concepts of Analog Circuits Recall ET115 & ET145 Ohms Law I = V/R If voltage across a resistor increases
More informationSemiconductor Memories
Introduction Classification of Memory Devices "Combinational Logic" Read Write Memories Non Volatile RWM Read Only Memory Random Access Non-Random Access Static RAM FIFO Dynamic RAM LIFO Shift Register
More informationMOS Transistor I-V Characteristics and Parasitics
ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes
More informationECE 497 JS Lecture - 12 Device Technologies
ECE 497 JS Lecture - 12 Device Technologies Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 NMOS Transistor 2 ρ Source channel charge density
More information