Problems in VLSI design
|
|
- Jeffry Daniels
- 6 years ago
- Views:
Transcription
1 Problems in VLSI design wire and transistor sizing signal delay in RC circuits transistor and wire sizing Elmore delay minimization via GP dominant time constant minimization via SDP placement problems quadratic and l 1 -placement placement with timing constraints 1
2 Signal delay in RC circuit 1 v in v k v in 0.5 t = 0 D k C dv dt = G(v(t) 1), v(0) = 0 capacitance matrix C = C T 0 conductance matrix G = G T 0 Problems in VLSI design 2
3 v: node voltages as t, v(t) 1 delay at node k: D k = inf{t v k (t) 0.5 for t T } critical delay: D = max k D k Problems in VLSI design 3
4 Transistor sizing RC model of transistor G S R sd 1/w D drain C g w C s w C d w gate RC model (on) source G S D nmos transistor (width w) C g w C s w RC model (off) C d w Problems in VLSI design 4
5 example v out CL Problems in VLSI design 5
6 to first approximation: linear RC circuit design variable: transistor width w drain, source, gate capacitance affine in width on resistance inversely proportional to width Problems in VLSI design 6
7 Wire sizing interconnect wires in IC: distributed RC line lumped RC model: l i w i R i l i /w i C i w i l i C i replace each segment with π model segment capacitance proportional to width Problems in VLSI design 7
8 segment resistance inversely proportional to width design variables: wire segment widths w i Problems in VLSI design 8
9 Optimization problems involving delay C(x) dv dt = G(x)(v(t) 1), v(0) = 0 design parameters x: transistor & wire segment widths capacitances, conductances are affine in x: C(x) = C 0 + x 1 C x m C m G(x) = G 0 + x 1 G x m G m Problems in VLSI design 9
10 tradeoff between delay, complicated function of x area, affine in x dissipated power in transition v(t) = 0 1 affine in x 1 T C(x)1 2 Problems in VLSI design 10
11 Elmore delay area above step response T elm k = 0 (1 v k (t))dt first moment of impulse response T elm k = 0 tv k (t) dt Problems in VLSI design 11
12 placements 1 v k T elm k v k 0.5 D k D k T elm k T elm k 0.5D k good approximation of D k only when v k is monotonically increasing interpret v k as probability density: T k is mean, D k is median Problems in VLSI design 12
13 RC tree Elmore delay for RC tree R 2 R R 1 C 2 C 3 v in 1 R 4 R 5 4 R 6 5 C 6 C 1 6 C 4 C 5 one input voltage source resistors form a tree with root at voltage source all capacitors are grounded Problems in VLSI design 13
14 Elmore delay to node k: ( ) C i R s upstream from node k and node i i R 2 2 R 3 3 v in R 1 C 1 1 C 2 C 3 R 4 R 5 4 R C 5 C 4 C 6 Example: T elm 3 = C 3 (R 1 + R 2 + R 3 ) + C 2 (R 1 + R 2 ) + C 1 R 1 + C 4 R 1 + C 5 R 1 + C 6 R 1 Problems in VLSI design 14
15 Elmore delay optimization via GP in transistor & wire sizing, R i = α i /x i, C j = a T j x + b j (α i 0, a j,b j 0) Elmore delay: T elm k = ij γ ij R j C i = k=1 β k m i=1 x α ik i (γ ij = +1 or 0, β k 0, α ij = +1,0, 1)... a posynomial function of x 0 hence can minimize area or power, subject to bound on Elmore delay using geometric programming commercial software (1980s): e.g., TILOS Problems in VLSI design 15
16 Limitations of Elmore delay optimization not a good approximation of 50% delay when step response is not monotonic (capacitive coupling between nodes, or non-diagonal C) no useful convexity properties when there are loops of resistors circuit has multiple sources resistances depend on more than one variable Problems in VLSI design 16
17 Dominant time constant C(x) dv dt = G(x)(v(t) 1), v(0) = 0 eigenvalues 0 > λ 1 λ 2 λ n given by det(λ i C(x) + G(x)) = 0 solutions have form v k (t) = 1 i α ik e λ it slowest ( dominant ) time constant given by T dom = 1/λ 1 (related to delay) Problems in VLSI design 17
18 1/T dom can bound D, T elm in terms of T dom in practice, T dom is good approximation of D Problems in VLSI design 18
19 Dominant time constant constraint as linear matrix inequality upper bound T dom T max 1/T dom 1/T max T dom T max T max G(x) C(x) 0 convex constraint in x (linear matrix inequality) Problems in VLSI design 19
20 no restrictions on G, C T dom is quasiconvex function of x, i.e., sublevel sets { x T dom (x) T max } are convex Problems in VLSI design 20
21 Sizing via semidefinite programming minimize area, power s.t. bound on T dom, upper and lower bounds on sizes minimize f T x subject to T max G(x) C(x) 0 x min i x i x max i a convex optimization problem (SDP) no restrictions on topology (loops of resistors, non-grounded capacitors) Problems in VLSI design 21
22 Wire sizing minimize wire area subject to bound on delay (dominant time constant) bounds on segments widths RC-model: x i x 1 x 20 βx i αx i βx i Problems in VLSI design 22
23 as SDP: minimize l i x i i subject to T max G(x) C(x) 0 0 x i 1 Problems in VLSI design 23
24 area-delay tradeoff Tdom (d) (c) (b)(a) wire area globally optimal tradeoff curve optimal wire profile tapers off Problems in VLSI design 24
25 step responses (solution (a)) voltage D T dom T elm time Problems in VLSI design 25
26 Wire sizing and topology x 3 x i x 1 x x 5 β i x i αx i β i x i x 4 not solvable via Elmore delay minimization min area s.t. max dominant time constant (via SDP): 4 x 6 xi minimize subject to T max G(x) C(x) 0 Problems in VLSI design 26
27 tradeoff curve dominant time constant (c) (b) (a) area usually have more wires than are needed Problems in VLSI design 27
28 solutions usually have some x i = 0 different points on tradeoff curve have different topologies Problems in VLSI design 28
29 solution (a) v 1 (t) 1 v 4 (t) v 3 (t) x 4 = 0.15 x 6 = D T dom T elm Problems in VLSI design 29
30 solution (b) x 3 = 0.02 v 1 1 (t) v 4 (t) v 3 (t) x 4 = 0.03 x 6 = T dom T elm D Problems in VLSI design 30
31 solution (c) x 3 = v 1 (t) v 3 (t) D T dom T elm Problems in VLSI design 31
32 Placement list of cells: cells i = 1,...,N are placeable, cells i = N + 1,...,N + M are fixed (e.g., I/O) input and output terminals on boundary of cells group of terminals connected together is called a net Problems in VLSI design 32
33 Problems in VLSI design 33
34 placement of cells determines length of interconnect wires, hence signal delay problem: determine positions (x k,y k ) for the placeable cells to satisfy delay constraints practical problem sizes can involve 100,000s of cells exact solution (including delay, area, overlap constraints) is very hard to compute heuristics (often based on convex optimization) are widely used in practice Problems in VLSI design 34
35 Quadratic placement assume for simplicity: cells are points (i.e., have zero area) nets connect two terminals (i.e., are simple wires) quadratic placement: minimize nets (i,j) w ij ( (xi x j ) 2 + (y i y j ) 2) weights w ij 0 unconstrained convex quadratic minimization (called quadratic programming in VLSI) Problems in VLSI design 35
36 solved using CG (and related methods) exploiting problem structure (e.g., sparsity) physical interpretation: wires are linear elastic springs widely used in industry constraints handled using heuristics (e.g., adjusting weights) Problems in VLSI design 36
37 l 1 -placement minimize nets (i,j) w ij ( x i x j + y i y j ) measures wire length using Manhattan distance (wire routing is horizontal/vertical) motivation: delay of wire (i,j) is RC with R = R driver + R wire, C = C wire + C load R driver, C load are given, R wire R driver, C wire wire length (Manhattan) Problems in VLSI design 37
38 R driver C wire C load called linear objective in VLSI Problems in VLSI design 38
39 Nonlinear spring models minimize nets (i,j) h( x i x j + y i y j ) h convex, increasing on R + example h(z) z flat part avoids clustering of cells Problems in VLSI design 39
40 quadratic part: for long wires R wire length solved via convex programming Problems in VLSI design 40
41 Timing constraints cell i has a processing delay D proc i propagation delay through wire (i,j) is αl ij, where l ij is the length of the wire minimize max delay from any input to any output Problems in VLSI design 41
42 D proc 1 l 14 D proc 4 l 45 l 13 D proc 3 l 35 D proc 5 D proc 2 l 23 Problems in VLSI design 42
43 problem is: minimize subject to T cells in path D proc i + wires in path αl ij T one constraint for each path variables: T, positions of placeable cells (which determine l ij ) a very large number of inequalities Problems in VLSI design 43
44 A more compact representation introduce new variable T out i for each cell for all cells j, add one inequality for each cell i in the fan-in of j T out i + αl ij + D proc j T out j (1) for all output cells T out i T (2) minimize T subject to (??) and (??) convex optimization problem: with l 1 -norm, get LP with l 2 -norm, get SOCP Problems in VLSI design 44
45 extensions (still convex optimization): delay is convex, increasing fct of wire length max delay constraints on intermediate cells different delay constraints on cells Problems in VLSI design 45
46 Non-convex constraints and generalizations non-convex constraints cells are placed on grid of legal positions cells are rectangles that cannot overlap reserved regions on chip Problems in VLSI design 46
47 generalizations multi-pin nets: share interconnect wires combine placement with wire and gate sizing Problems in VLSI design 47
Very Large Scale Integration (VLSI)
Very Large Scale Integration (VLSI) Lecture 4 Dr. Ahmed H. Madian Ah_madian@hotmail.com Dr. Ahmed H. Madian-VLSI Contents Delay estimation Simple RC model Penfield-Rubenstein Model Logical effort Delay
More informationCARNEGIE MELLON UNIVERSITY DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING DIGITAL INTEGRATED CIRCUITS FALL 2002
CARNEGIE MELLON UNIVERSITY DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING 18-322 DIGITAL INTEGRATED CIRCUITS FALL 2002 Final Examination, Monday Dec. 16, 2002 NAME: SECTION: Time: 180 minutes Closed
More informationCMPEN 411 VLSI Digital Circuits Spring 2012
CMPEN 411 VLSI Digital Circuits Spring 2012 Lecture 09: Resistance & Inverter Dynamic View [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic]
More informationWire Sizing, Repeater Insertion and Dominant Time Constant Optimization for a Bus Line.
TECHNISCHE UNIVERSITEIT EINDHOVEN Department of Mathematics and Computer Science MASTER S THESIS Wire Sizing, Repeater Insertion and Dominant Time Constant Optimization for a Bus Line. by David Leonardo
More information4. Convex optimization problems
Convex Optimization Boyd & Vandenberghe 4. Convex optimization problems optimization problem in standard form convex optimization problems quasiconvex optimization linear optimization quadratic optimization
More informationA Sequential Quadratic Programming Approach to Concurrent Gate and Wire Sizing *
A Sequential Quadratic Programming Approach to Concurrent Gate and Wire Sizing * Noel Menezes, Ross Baldick, and Lawrence T. Pileggi Department of Electrical and Computer Engineering The University of
More informationClock signal in digital circuit is responsible for synchronizing the transfer to the data between processing elements.
1 2 Introduction Clock signal in digital circuit is responsible for synchronizing the transfer to the data between processing elements. Defines the precise instants when the circuit is allowed to change
More informationConvex optimization problems. Optimization problem in standard form
Convex optimization problems optimization problem in standard form convex optimization problems linear optimization quadratic optimization geometric programming quasiconvex optimization generalized inequality
More informationEE/ACM Applications of Convex Optimization in Signal Processing and Communications Lecture 18
EE/ACM 150 - Applications of Convex Optimization in Signal Processing and Communications Lecture 18 Andre Tkacenko Signal Processing Research Group Jet Propulsion Laboratory May 31, 2012 Andre Tkacenko
More informationVLSI GATE LEVEL DESIGN UNIT - III P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT
VLSI UNIT - III GATE LEVEL DESIGN P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) contents GATE LEVEL DESIGN : Logic Gates and Other complex gates, Switch logic, Alternate gate circuits, Time Delays, Driving large
More informationLecture: Convex Optimization Problems
1/36 Lecture: Convex Optimization Problems http://bicmr.pku.edu.cn/~wenzw/opt-2015-fall.html Acknowledgement: this slides is based on Prof. Lieven Vandenberghe s lecture notes Introduction 2/36 optimization
More informationExample 1 linear elastic structure; forces f 1 ;:::;f 100 induce deections d 1 ;:::;d f i F max i, several hundred other constraints: max load p
Convex Optimization in Electrical Engineering Stephen Boyd and Lieven Vandenberghe EE Dept., Stanford ISL EE370 Seminar, 2/9/96 1 Main idea many electrical engineering design problems can be cast as convex
More informationEEC 116 Lecture #5: CMOS Logic. Rajeevan Amirtharajah Bevan Baas University of California, Davis Jeff Parkhurst Intel Corporation
EEC 116 Lecture #5: CMOS Logic Rajeevan mirtharajah Bevan Baas University of California, Davis Jeff Parkhurst Intel Corporation nnouncements Quiz 1 today! Lab 2 reports due this week Lab 3 this week HW
More informationEE 466/586 VLSI Design. Partha Pande School of EECS Washington State University
EE 466/586 VLSI Design Partha Pande School of EECS Washington State University pande@eecs.wsu.edu Lecture 9 Propagation delay Power and delay Tradeoffs Follow board notes Propagation Delay Switching Time
More informationOptimal Wire and Transistor Sizing for Circuits with Non-Tree Topology
Optimal Wire and Transistor Sizing for Circuits with Non-Tree Topology Lieven Vandenberghe* Stephen Boyd* Abbas El Gama1 Electrical Engineering Dept. Information Systems Laboratory Information Systems
More informationCMPEN 411 VLSI Digital Circuits Spring Lecture 14: Designing for Low Power
CMPEN 411 VLSI Digital Circuits Spring 2012 Lecture 14: Designing for Low Power [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] Sp12 CMPEN
More informationLecture 7 Circuit Delay, Area and Power
Lecture 7 Circuit Delay, Area and Power lecture notes from S. Mitra Intro VLSI System course (EE271) Introduction to VLSI Systems 1 Circuits and Delay Introduction to VLSI Systems 2 Power, Delay and Area:
More informationEEC 118 Lecture #6: CMOS Logic. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 118 Lecture #6: CMOS Logic Rajeevan mirtharajah University of California, Davis Jeff Parkhurst Intel Corporation nnouncements Quiz 1 today! Lab 2 reports due this week Lab 3 this week HW 3 due this
More informationLuis Manuel Santana Gallego 31 Investigation and simulation of the clock skew in modern integrated circuits
Luis Manuel Santana Gallego 31 Investigation and simulation of the clock skew in modern egrated circuits 3. Clock skew 3.1. Definitions For two sequentially adjacent registers, as shown in figure.1, C
More informationLecture 4: DC & Transient Response
Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response David Harris Harvey Mudd College Spring 004 Outline DC Response Logic Levels and Noise Margins Transient Response Delay Estimation Slide
More information4. Convex optimization problems
Convex Optimization Boyd & Vandenberghe 4. Convex optimization problems optimization problem in standard form convex optimization problems quasiconvex optimization linear optimization quadratic optimization
More informationLecture 12 CMOS Delay & Transient Response
EE 471: Transport Phenomena in Solid State Devices Spring 2018 Lecture 12 CMOS Delay & Transient Response Bryan Ackland Department of Electrical and Computer Engineering Stevens Institute of Technology
More informationTAU 2014 Contest Pessimism Removal of Timing Analysis v1.6 December 11 th,
TU 2014 Contest Pessimism Removal of Timing nalysis v1.6 ecember 11 th, 2013 https://sites.google.com/site/taucontest2014 1 Introduction This document outlines the concepts and implementation details necessary
More informationSpiral 2 7. Capacitance, Delay and Sizing. Mark Redekopp
2-7.1 Spiral 2 7 Capacitance, Delay and Sizing Mark Redekopp 2-7.2 Learning Outcomes I understand the sources of capacitance in CMOS circuits I understand how delay scales with resistance, capacitance
More informationThe Wire. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Wire July 30, 2002 1 The Wire transmitters receivers schematics physical 2 Interconnect Impact on
More informationDC and Transient. Courtesy of Dr. Daehyun Dr. Dr. Shmuel and Dr.
DC and Transient Courtesy of Dr. Daehyun Lim@WSU, Dr. Harris@HMC, Dr. Shmuel Wimer@BIU and Dr. Choi@PSU http://csce.uark.edu +1 (479) 575-604 yrpeng@uark.edu Pass Transistors We have assumed source is
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 24: April 19, 2018 Crosstalk and Wiring, Transmission Lines Lecture Outline! Crosstalk! Repeaters in Wiring! Transmission Lines " Where transmission
More informationIntroduction. HFSS 3D EM Analysis S-parameter. Q3D R/L/C/G Extraction Model. magnitude [db] Frequency [GHz] S11 S21 -30
ANSOFT Q3D TRANING Introduction HFSS 3D EM Analysis S-parameter Q3D R/L/C/G Extraction Model 0-5 -10 magnitude [db] -15-20 -25-30 S11 S21-35 0 1 2 3 4 5 6 7 8 9 10 Frequency [GHz] Quasi-static or full-wave
More informationInterconnect s Role in Deep Submicron. Second class to first class
Interconnect s Role in Deep Submicron Dennis Sylvester EE 219 November 3, 1998 Second class to first class Interconnect effects are no longer secondary # of wires # of devices More metal levels RC delay
More informationDesignConEast 2005 Track 4: Power and Packaging (4-WA1)
DesignConEast 2005 Track 4: Power and Packaging (4-WA1) Design of a Low-Power Differential Repeater Using Low-Voltage Swing and Charge Recycling Authors: Brock J. LaMeres, University of Colorado / Sunil
More information! Crosstalk. ! Repeaters in Wiring. ! Transmission Lines. " Where transmission lines arise? " Lossless Transmission Line.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 24: April 19, 2018 Crosstalk and Wiring, Transmission Lines Lecture Outline! Crosstalk! Repeaters in Wiring! Transmission Lines " Where transmission
More informationCHAPTER 15 CMOS DIGITAL LOGIC CIRCUITS
CHAPTER 5 CMOS DIGITAL LOGIC CIRCUITS Chapter Outline 5. CMOS Logic Gate Circuits 5. Digital Logic Inverters 5.3 The CMOS Inverter 5.4 Dynamic Operation of the CMOS Inverter 5.5 Transistor Sizing 5.6 Power
More informationLecture # 2 Basic Circuit Laws
CPEN 206 Linear Circuits Lecture # 2 Basic Circuit Laws Dr. Godfrey A. Mills Email: gmills@ug.edu.gh Phone: 026907363 February 5, 206 Course TA David S. Tamakloe CPEN 206 Lecture 2 205_206 What is Electrical
More informationWhere Does Power Go in CMOS?
Power Dissipation Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit Currents Short Circuit Path between Supply Rails during Switching Leakage Leaking
More informationChapter 9. Estimating circuit speed. 9.1 Counting gate delays
Chapter 9 Estimating circuit speed 9.1 Counting gate delays The simplest method for estimating the speed of a VLSI circuit is to count the number of VLSI logic gates that the input signals must propagate
More informationCMPEN 411 VLSI Digital Circuits Spring 2012 Lecture 17: Dynamic Sequential Circuits And Timing Issues
CMPEN 411 VLSI Digital Circuits Spring 2012 Lecture 17: Dynamic Sequential Circuits And Timing Issues [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan,
More informationHomework #2 10/6/2016. C int = C g, where 1 t p = t p0 (1 + C ext / C g ) = t p0 (1 + f/ ) f = C ext /C g is the effective fanout
0/6/06 Homework # Lecture 8, 9: Sizing and Layout of omplex MOS Gates Reading: hapter 4, sections 4.3-4.5 October 3 & 5, 06 hapter, section.5.5 Prof. R. Iris ahar Weste & Harris vailable on course webpage
More informationVLSI Signal Processing
VLSI Signal Processing Lecture 1 Pipelining & Retiming ADSP Lecture1 - Pipelining & Retiming (cwliu@twins.ee.nctu.edu.tw) 1-1 Introduction DSP System Real time requirement Data driven synchronized by data
More informationFig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)
1 Introduction to Transistor-Level Logic Circuits 1 By Prawat Nagvajara At the transistor level of logic circuits, transistors operate as switches with the logic variables controlling the open or closed
More informationELEG5481 SIGNAL PROCESSING OPTIMIZATION TECHNIQUES 6. GEOMETRIC PROGRAM
ELEG5481 SIGNAL PROCESSING OPTIMIZATION TECHNIQUES 6. GEOMETRIC PROGRAM Wing-Kin Ma, Dept. Electronic Eng., The Chinese University of Hong Kong 1 Some Basics A function f : R n R with domf = R n ++, defined
More informationLecture 06: Current Mirrors
Lecture 06: Current Mirrors Analog IC Design Dr. Ryan Robucci Department of Computer Science and Electrical Engineering, UMBC Spring 2015 Dr. Ryan Robucci Lecture VI 1 / 26 Lowered Resistance Looking into
More informationA Geometric Programming-based Worst-Case Gate Sizing Method Incorporating Spatial Correlation
A Geometric Programming-based Worst-Case Gate Sizing Method Incorporating Spatial Correlation Jaskirat Singh Vidyasagar Nookala Zhi-Quan Luo Sachin S. Sapatnekar Department of Electrical & Computer Engineering
More informationLecture 5: DC & Transient Response
Lecture 5: DC & Transient Response Outline q Pass Transistors q DC Response q Logic Levels and Noise Margins q Transient Response q RC Delay Models q Delay Estimation 2 Activity 1) If the width of a transistor
More informationand V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )
ECE 4420 Spring 2005 Page 1 FINAL EXAMINATION NAME SCORE /100 Problem 1O 2 3 4 5 6 7 Sum Points INSTRUCTIONS: This exam is closed book. You are permitted four sheets of notes (three of which are your sheets
More informationEnabling Efficient Analog Synthesis by Coupling Sparse Regression and Polynomial Optimization
Enabling Efficient Analog Synthesis by Coupling Sparse Regression and Polynomial Optimization Ye Wang, Michael Orshansky, Constantine Caramanis ECE Dept., The University of Texas at Austin 1 Analog Synthesis
More informationDynamic operation 20
Dynamic operation 20 A simple model for the propagation delay Symmetric inverter (rise and fall delays are identical) otal capacitance is linear t p Minimum length devices R W C L t = 0.69R C = p W L 0.69
More informationEE141-Spring 2008 Digital Integrated Circuits EE141. Announcements EECS141 EE141. Lecture 24: Wires
EE141-Spring 2008 Digital Integrated Circuits Lecture 24: Wires 1 Announcements Hw 8 posted last graded homework Project phase II feedback to be expected anytime 2 Material Last Lecture: Wire capacitance
More informationE40M Capacitors. M. Horowitz, J. Plummer, R. Howe
E40M Capacitors 1 Reading Reader: Chapter 6 Capacitance A & L: 9.1.1, 9.2.1 2 Why Are Capacitors Useful/Important? How do we design circuits that respond to certain frequencies? What determines how fast
More informationEE 466/586 VLSI Design. Partha Pande School of EECS Washington State University
EE 466/586 VLSI Design Partha Pande School of EECS Washington State University pande@eecs.wsu.edu Lecture 8 Power Dissipation in CMOS Gates Power in CMOS gates Dynamic Power Capacitance switching Crowbar
More informationVLSI Design and Simulation
VLSI Design and Simulation Performance Characterization Topics Performance Characterization Resistance Estimation Capacitance Estimation Inductance Estimation Performance Characterization Inverter Voltage
More informationDigital Integrated Circuits. The Wire * Fuyuzhuo. *Thanks for Dr.Guoyong.SHI for his slides contributed for the talk. Digital IC.
Digital Integrated Circuits The Wire * Fuyuzhuo *Thanks for Dr.Guoyong.SHI for his slides contributed for the talk Introduction The Wire transmitters receivers schematics physical 2 Interconnect Impact
More informationCMOS Transistors, Gates, and Wires
CMOS Transistors, Gates, and Wires Should the hardware abstraction layers make today s lecture irrelevant? pplication R P C W / R W C W / 6.375 Complex Digital Systems Christopher atten February 5, 006
More informationEEC 118 Lecture #5: CMOS Inverter AC Characteristics. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 8 Lecture #5: CMOS Inverter AC Characteristics Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Acknowledgments Slides due to Rajit Manohar from ECE 547 Advanced
More informationInterconnect (2) Buffering Techniques.Transmission Lines. Lecture Fall 2003
Interconnect (2) Buffering Techniques.Transmission Lines Lecture 12 18-322 Fall 2003 A few announcements Partners Lab Due Times Midterm 1 is nearly here Date: 10/14/02, time: 3:00-4:20PM, place: in class
More informationDigital Integrated Circuits (83-313) Lecture 5: Interconnect. Semester B, Lecturer: Adam Teman TAs: Itamar Levi, Robert Giterman 1
Digital Integrated Circuits (83-313) Lecture 5: Interconnect Semester B, 2015-16 Lecturer: Adam Teman TAs: Itamar Levi, Robert Giterman 1 What will we learn today? 1 A First Glance at Interconnect 2 3
More informationThe Wire EE141. Microelettronica
The Wire 1 Interconnect Impact on Chip 2 Example: a Bus Network transmitters receivers schematics physical 3 Wire Models All-inclusive model Capacitance-only 4 Impact of Interconnect Parasitics Interconnect
More informationPhysical Design of Digital Integrated Circuits (EN0291 S40) Sherief Reda Division of Engineering, Brown University Fall 2006
Physical Design of Digital Integrated Circuits (EN0291 S40) Sherief Reda Division of Engineering, Brown University Fall 2006 1 Lecture 04: Timing Analysis Static timing analysis STA for sequential circuits
More informationAs light level increases, resistance decreases. As temperature increases, resistance decreases. Voltage across capacitor increases with time LDR
LDR As light level increases, resistance decreases thermistor As temperature increases, resistance decreases capacitor Voltage across capacitor increases with time Potential divider basics: R 1 1. Both
More informationThe Q-parametrization (Youla) Lecture 13: Synthesis by Convex Optimization. Lecture 13: Synthesis by Convex Optimization. Example: Spring-mass System
The Q-parametrization (Youla) Lecture 3: Synthesis by Convex Optimization controlled variables z Plant distubances w Example: Spring-mass system measurements y Controller control inputs u Idea for lecture
More informationAnalysis of Substrate Thermal Gradient Effects on Optimal Buffer Insertion
Analysis of Substrate Thermal Gradient Effects on Optimal Buffer Insertion Amir H. Ajami, Kaustav Banerjee *, and Massoud Pedram Dept. of EE-Systems, Univ. of Southern California, os Angeles, CA 99, {aajami,
More informationDigital Integrated Circuits A Design Perspective
igital Integrated Circuits esign Perspective esigning Combinational Logic Circuits 1 Combinational vs. Sequential Logic In Combinational Logic Circuit Out In Combinational Logic Circuit Out State Combinational
More informationCSE140L: Components and Design Techniques for Digital Systems Lab. Power Consumption in Digital Circuits. Pietro Mercati
CSE140L: Components and Design Techniques for Digital Systems Lab Power Consumption in Digital Circuits Pietro Mercati 1 About the final Friday 09/02 at 11.30am in WLH2204 ~2hrs exam including (but not
More informationECE 546 Lecture 10 MOS Transistors
ECE 546 Lecture 10 MOS Transistors Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu NMOS Transistor NMOS Transistor N-Channel MOSFET Built on p-type
More informationMinimum Moment Steiner Trees
Minimum Moment Steiner Trees Wangqi Qiu Weiping Shi Abstract For a rectilinear Steiner tree T with a root, define its k-th moment M k (T ) = (d T (u)) k du, T where the integration is over all edges of
More informationDesigning Information Devices and Systems II Fall 2017 Miki Lustig and Michel Maharbiz Homework 1. This homework is due September 5, 2017, at 11:59AM.
EECS 16 Designing Information Devices and Systems II Fall 017 Miki Lustig and Michel Maharbiz Homework 1 This homework is due September 5, 017, at 11:59M. 1. Fundamental Theorem of Solutions to Differential
More informationESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals
University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals ESE570, Spring 2018 Final Monday, Apr 0 5 Problems with point weightings shown.
More informationExercises. Exercises. Basic terminology and optimality conditions. 4.2 Consider the optimization problem
Exercises Basic terminology and optimality conditions 4.1 Consider the optimization problem f 0(x 1, x 2) 2x 1 + x 2 1 x 1 + 3x 2 1 x 1 0, x 2 0. Make a sketch of the feasible set. For each of the following
More informationLecture 9: Interconnect
Digital Integrated Circuits (83-313) Lecture 9: Interconnect Semester B, 2016-17 Lecturer: Dr. Adam Teman TAs: Itamar Levi, Robert Giterman 23 May 2017 Disclaimer: This course was prepared, in its entirety,
More informationEE115C Digital Electronic Circuits Homework #5
EE115C Digital Electronic Circuits Homework #5 Due Thursday, May 13, 6pm @ 56-147E EIV Problem 1 Elmore Delay Analysis Calculate the Elmore delay from node A to node B using the values for the resistors
More informationTopics to be Covered. capacitance inductance transmission lines
Topics to be Covered Circuit Elements Switching Characteristics Power Dissipation Conductor Sizes Charge Sharing Design Margins Yield resistance capacitance inductance transmission lines Resistance of
More informationLecture 6 Power Zhuo Feng. Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 2010
EE4800 CMOS Digital IC Design & Analysis Lecture 6 Power Zhuo Feng 6.1 Outline Power and Energy Dynamic Power Static Power 6.2 Power and Energy Power is drawn from a voltage source attached to the V DD
More informationCMOS device technology has scaled rapidly for nearly. Modeling and Analysis of Nonuniform Substrate Temperature Effects on Global ULSI Interconnects
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 24, NO. 6, JUNE 2005 849 Modeling and Analysis of Nonuniform Substrate Temperature Effects on Global ULSI Interconnects
More informationMOS Transistor Properties Review
MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO
More information0 t < 0 1 t 1. u(t) =
A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 13 p. 22/33 Step Response A unit step function is described by u(t) = ( 0 t < 0 1 t 1 While the waveform has an artificial jump (difficult
More informationP202 Practice Exam 2 Spring 2004 Instructor: Prof. Sinova
P202 Practice Exam 2 Spring 2004 Instructor: Prof. Sinova Name: Date: (5)1. How many electrons flow through a battery that delivers a current of 3.0 A for 12 s? A) 4 B) 36 C) 4.8 10 15 D) 6.4 10 18 E)
More informationTHE INVERTER. Inverter
THE INVERTER DIGITAL GATES Fundamental Parameters Functionality Reliability, Robustness Area Performance» Speed (delay)» Power Consumption» Energy Noise in Digital Integrated Circuits v(t) V DD i(t) (a)
More informationM. C. Escher: Waterfall. 18/9/2015 [tsl425 1/29]
M. C. Escher: Waterfall 18/9/2015 [tsl425 1/29] Direct Current Circuit Consider a wire with resistance R = ρl/a connected to a battery. Resistor rule: In the direction of I across a resistor with resistance
More informationEECS 151/251A Homework 5
EECS 151/251A Homework 5 Due Monday, March 5 th, 2018 Problem 1: Timing The data-path shown below is used in a simple processor. clk rd1 rd2 0 wr regfile 1 0 ALU REG 1 The elements used in the design have
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 15: March 15, 2018 Euler Paths, Energy Basics and Optimization Midterm! Midterm " Mean: 89.7 " Standard Dev: 8.12 2 Lecture Outline! Euler
More informationRobust Analytical Gate Delay Modeling for Low Voltage Circuits
Robust Analytical Gate Delay Modeling for Low Voltage Circuits Anand Ramalingam, Sreeumar V. Kodaara, Anirudh Devgan, and David Z. Pan Department of Electrical and Computer Engineering, The University
More informationVLSI Design, Fall Logical Effort. Jacob Abraham
6. Logical Effort 6. Logical Effort Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 207 September 20, 207 ECE Department, University of
More informationFRTN10 Multivariable Control, Lecture 13. Course outline. The Q-parametrization (Youla) Example: Spring-mass System
FRTN Multivariable Control, Lecture 3 Anders Robertsson Automatic Control LTH, Lund University Course outline The Q-parametrization (Youla) L-L5 Purpose, models and loop-shaping by hand L6-L8 Limitations
More informationAgenda. 1 Cone programming. 2 Convex cones. 3 Generalized inequalities. 4 Linear programming (LP) 5 Second-order cone programming (SOCP)
Agenda 1 Cone programming 2 Convex cones 3 Generalized inequalities 4 Linear programming (LP) 5 Second-order cone programming (SOCP) 6 Semidefinite programming (SDP) 7 Examples Optimization problem in
More informationAccurate Estimating Simultaneous Switching Noises by Using Application Specific Device Modeling
Accurate Estimating Simultaneous Switching Noises by Using Application Specific Device Modeling Li Ding and Pinaki Mazumder Department of Electrical Engineering and Computer Science The University of Michigan,
More information! Dynamic Characteristics. " Delay
EE 57: Digital Integrated ircuits and LI Fundamentals Lecture Outline! Dynamic haracteristics " Delay Lec : February, 8 MO Inverter and Interconnect Delay 3 Review: Propogation Delay Definitions Dynamic
More informationEE5780 Advanced VLSI CAD
EE5780 Advanced VLSI CAD Lecture 4 DC and Transient Responses, Circuit Delays Zhuo Feng 4.1 Outline Pass Transistors DC Response Logic Levels and Noise Margins Transient Response RC Delay Models Delay
More informationEE364 Review Session 4
EE364 Review Session 4 EE364 Review Outline: convex optimization examples solving quasiconvex problems by bisection exercise 4.47 1 Convex optimization problems we have seen linear programming (LP) quadratic
More informationArea-Time Optimal Adder with Relative Placement Generator
Area-Time Optimal Adder with Relative Placement Generator Abstract: This paper presents the design of a generator, for the production of area-time-optimal adders. A unique feature of this generator is
More informationLow Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur
Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Lecture No. # 08 MOS Inverters - III Hello, and welcome to today
More informationTAU 2015 Contest Incremental Timing Analysis and Incremental Common Path Pessimism Removal (CPPR) Contest Education. v1.9 January 19 th, 2015
TU 2015 Contest Incremental Timing nalysis and Incremental Common Path Pessimism Removal CPPR Contest Education v1.9 January 19 th, 2015 https://sites.google.com/site/taucontest2015 Contents 1 Introduction
More information4.10 The CMOS Digital Logic Inverter
11/11/2004 section 4_10 The CMOS Digital Inverter blank.doc 1/1 4.10 The CMOS Digital Logic Inverter Reading Assignment: pp. 336346 Complementary MOSFET (CMOS) is the predominant technology for constructing
More informationScanned by CamScanner
Scanned by CamScanner Scanned by CamScanner t W I w v 6.00-fall 017 Midterm 1 Name Problem 3 (15 pts). F the circuit below, assume that all equivalent parameters are to be found to the left of port
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 14 The CMOS Inverter: dynamic behavior (sizing, inverter
More information5/1/2011 V R I. = ds. by definition is the ratio of potential difference of the wire ends to the total current flowing through it.
Session : Fundamentals by definition is the ratio of potential difference of the wire ends to the total current flowing through it. V R I E. dl L = σ E. ds A R = L σwt W H T At high frequencies, current
More informationFUNCTIONAL THERMAL SIMULATION MODELS FOR DIGITAL INTEGRATED CIRCUITS
THE PUBLISHING HOUSE PROCEEDINGS OF THE ROMANIAN ACADEMY, Series A, OF THE ROMANIAN ACADEMY Volume 9, Number 1/2008, pp. 000 000 FUNCTIONAL THERMAL SIMULATION MODELS FOR DIGITAL INTEGRATED CIRCUITS Vlad
More informationBasics of Network Theory (Part-I)
Basics of Network Theory (PartI). A square waveform as shown in figure is applied across mh ideal inductor. The current through the inductor is a. wave of peak amplitude. V 0 0.5 t (m sec) [Gate 987: Marks]
More informationDelay and Power Estimation
EEN454 Digital Integrated ircuit Design Delay and Power Estimation EEN 454 Delay Estimation We would like to be able to easily estimate delay Not as accurate as simulation But make it easier to ask What
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 18: March 27, 2018 Dynamic Logic, Charge Injection Lecture Outline! Sequential MOS Logic " D-Latch " Timing Constraints! Dynamic Logic " Domino
More information5. CMOS Gate Characteristics CS755
5. CMOS Gate Characteristics Last module: CMOS Transistor theory This module: DC Response Logic Levels and Noise Margins Transient Response Delay Estimation Transistor ehavior 1) If the width of a transistor
More informationMidterm. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. Pass Transistor Logic. Restore Output.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 16: March 21, 2017 Transmission Gates, Euler Paths, Energy Basics Review Midterm! Midterm " Mean: 79.5 " Standard Dev: 14.5 2 Lecture Outline!
More information