T12. ( P4 478P Processor with Dual Channel DDR SDRAM Mainboard ) Rev :1.0A. Page Title of Schematic : Schematics Version History Table :

Size: px
Start display at page:

Download "T12. ( P4 478P Processor with Dual Channel DDR SDRAM Mainboard ) Rev :1.0A. Page Title of Schematic : Schematics Version History Table :"

Transcription

1 Schematics Version History Table : Job Schematics esigner Layout ompany pproval T Rev :.0 ircuit Ver. P Ver. Total Page Modificatory Page ate Signature ** Seeing the version history in last pages. ate Kelvin Kung 0/0 '0 0/0/0 0/0/0 Page: 0/0 '0 ( P P Processor with ual hannel R SRM Mainboard ) Page of Schematic : PI Slot & PI Slot PI Slot & LN Power RTL 0S/RTL00 Page over Sheet System lock iagram P P Part P P Part P P Part lock Generator I(MH)Part I(MH)Part I(MH)Part IMM & ( R SRMs ) 0 IMM & ( R SRMs ) GP X Slot.V IH Part IH Part IH Part I onnector US/FWH LP_F/K/M I/O Ports H/W Monitor 0 odec TX Power & Front Panel US onnectors Vcore - MIS - R Power 0 Size ocument Number R ev ustom.0 ate: Tuesday, February, 00 Sheet of litegroup omputer Systems over Sheet T

2 P : 0. x mm ; layers intel P Processor pin W FS : 00MHz & Freq : 00MHz W FS : MHz & Freq : MHz W FS : 00MHz & Freq : 00MHz US ports US ports intel isp/g Mic In Line Out Line In US ports GP Slot p X /.V US ports I 0pin udio odec MI MI W Freq : MHz VG (G only) I 0pin NR Slot USLN ports US V.0 Up to Ultra T/00 Two I hannel intel ' & Lan I/F FWH pin PL pin F-G intel IH 0pin G W : Freq : MHz LP bus Super I/O WHF pin PQFP W : : MHz ST Pin ST pin W R : 00/MHz & Freq : 00MHz W R :00//MHz & Freq : MHz W R : //00MHz & Freq : 00MHz IMM: R Socket P IMM : R Socket P IMM: R Socket P IMM : R Socket P Lan hip RTL00 Pin OR Lan hip RTL0S pin PI Slot PI Slot PI Slot PI Slot PI Slot 0 PI Slot USLN RJ litegroup omputer Systems System lock iagram T Size ocument Number Rev.0 ate: Tuesday, February, 00 Sheet of

3 P PU H_0 H_ 0 Y H_ W H_ V H_ H_ U H_0 H_ 0 T H_ H_ W H_ H_ R H_ H_ V H_ H_ T H_ H_0 U G H_ H_ 0 P H H_ H_ U H_ H_ T H_ H_ R J H_0 H_ 0 P H_ H_ P H H_ H_ R H_ H_ T G H_ H_ N F H_ H_0 N F H_ H_ 0 N H_ H_ M F H_ H_ N H_ H_ M L H_0 H_ 0 M G H_ H_ L H H_ H_ M M H_ H_ L L H_ H_ K J H_ H_0 L K H_ H_ 0 K H H_ H_ K M H_ N PUVI0 PUVI0 H_ VI0 P PUVI PUVI H_ VI M PUVI PUVI H_ VI N PUVI PUVI H_ VI M PUVI PUVI H_ VI N PUVI PUVI H_ VI N H_RQ H_RQ H_0 RQ H R H_RQ H_RQ H_ 0 RQ J P H_RQ H_RQ H_ RQ J R H_RQ H_RQ H_ RQ K R H_RQ0 H_RQ0 H_ RQ0 J T H_ T H_PM H_ PM T H_PM H_ PM T H_PM H_ PM Y U H_PM H_ PM U H_PM H_0 PM U H_PM0 H_ 0 PM0 V H_ U H_ V TSTHI H_ TSTHI V TSTHI H_ TSTHI W TSTHI0 H_ TSTHI0 Y R TSTHI R P Y H_ TSTHI W W TSTHI H_ TSTHI U R Y H_ TSTHI Y H_0 TSTHI 0 Y lose PU H_ 0 TSTHI H_ TSTHI H_ TSTHI 0 TSTHI TSTHI TSTHI H_RS0_L TSTHI TSTHI0 H_RS0_L F H_RS_L RS0 TSTHI0 H_RS_L G H_RS_L RS H_RS_L F RS ZIF-P-FOXONN TSTHI TSTHI0 TSTHI P H_[0..] H_[..] H_[0..] H_[..], OOTSL OOTSL PU H_PM TSTHI TSTHI H_PM R R0 R R H_PM0 H_PM H_PM H_PM RN lose PU -PR litegroup omputer Systems P P Part T Size ocument Number R ev ustom ate: Tuesday, February 0, 00 Sheet of H H H H F F0 F F F F F0 F F F 0 0 SKTO# F F F F F F F F F F F F F F F F P P P P0 L K K J RN -PR

4 Place Inside PU avity HGTLRF HGTLRF R 00- P 0P U R - GTLRF=/P GTLRF GNRTION IRUITS P L L IN-0U-0-OP IN-0U-0 H_I H_I H_I H_I0 H ST H ST0 NMI INTR K_00M_PU_L K_00M_PU_H H STP H STP H STP H STP0 H STN H STN H STN H STN0 SN SN R R.U H_I H_I H_I H_I0 H ST H ST0 NMI INTR 0uF/00 K_00M_PU_L K_00M_PU_H OMP OMP0 H STP H STP H STP H STP0 H STN H STN H STN H STN0 SN SN PU 0 V P G R L F F P L W P J F W R K F0 F F F F F F F F F G G G PU PU IOPLL ITP_LK0 ITP_LK # # # #0 ST ST0 RST LINT LINT0 LK LK0 OMP OMP0 STP STP STP STP0 STN STN STN STN0 _SNS _SNS 0 0 F0 F GTLRF0 GTLRF GTLRF GTLRF IRR MRR FRR STPLK INIT INIT RSP SY RY TRY S LOK R0 NR HIT HITM PRI FR TK TI TMS TRST TO PROHOT IGNN SMI 0M SLP PWRGOO RST PWMG THRM THRM THRMTRIP SL0 SL P0 P VI VIPRG V Y W H H J G G H G F F V F F Y Y Y Y W W W W V V V V U U U U T T T T R.V FRR_L STPLK_L HINIT_L H_SY_L H_RY_L H_TRY_L H_S_L H_LOK_L H_RQ0_L H_NR_L H_HIT_L H_HITM_L H_PRI_L H_FR_L H_TK H_TI H_TMS H_TRST PROHOT_L IGNN_L SMI_L 0M_L SLP_L H_PWRG H_PURST_L IPG VTIN THRMN THRMTRIP_L.U FRR_L STPLK_L HINIT_L, H_SY_L H_RY_L H_TRY_L H_S_L H_LOK_L H_RQ0_L H_NR_L H_HIT_L H_HITM_L H_PRI_L H_FR_L PROHOT_L IGNN_L SMI_L 0M_L SLP_L H_PWRG H_PURST_L VTIN,0 THRMN,0 THRMTRIP_L SL0 SL SL0, SL,.V SL0/ 0/0 =00MHZ SL0/ /0 =MHZ SL0/ / =MHZ SL0/ = 0/ =00MHZ H_RQ0_L IPG H_PWRG PROHOT_L H_TMS H_PURST_L H_TK H_TI H_TRST PU SIGNL TRMINTION LOS TO PU R 00 R R 00- R 0.K--O R 0 P LOS TO PU R0 -O R R -O R 0 P PU P PU.V G J J J J K K K K L L L L M M M M N N N N P P P P R R R PU ZIF-P-FOXONN N0S litegroup omputer Systems P P Part T Size ocument Number R ev ustom ate: Tuesday, February 0, 00 Sheet of

5 P * Placement :Put the cap on the North side of the processor P * Placement : Put the cap in the processor cavity p/n:0-00- PU litegroup omputer Systems P P PS T Size ocument Number R ev ustom ate: Tuesday, February 0, 00 Sheet of 0uF/00 0uF/00 0 0uF/00 0uF/00 0uF/00 0uF/00 0uF/00 0uF/00 0uF/00 0uF/00 0uF/00 0uF/00 0 0uF/00 0uF/00 0 0uF/00 0uF/00 0uF/00 0uF/00 0 0uF/00 0uF/00 0uF/00 0uF/00

6 L F LK.U.U 00UF R R R R R R0 0.U U.U.U.U L F-0-0.U LK 0 LK V_RF V_PI V_PI V_ V_V V_SR V_PU V_ FS_/PIF_0 FS_/PIF_ FS_/PIF_ PI_0 PI_ PI_ PI_ PI_ PI_ RST#/P# 0 PI_F0 PI_F PI_F PI_0 PI_ PI_ PI_ R R RN -PR RN -PR K_P_M_FWH K_P_M_IH K_P_M_SIO LNPLK PLK PLK PLK PLK PLK OGRST_L K_P_M_FWH K_P_M_IH K_P_M_SIO LNPLK PLK PLK PLK PLK PLK OGRST_L P R Q 0K 0 R P P 0K P_L X X-.M-0PF _PWRG# PU_0 0 PU_0# XIN PU_ PU_# SR SR# XOUT V_0 V_ 0 V_/MO V_/VH/SLVH LKT0 LK0 LKT LK LKT LK V_0 V_ V_ R0 R R R R R R R R K_00M_MH_H K_00M_MH_L K_00M_PU_H K_00M_PU_L K_00M_ST_H K_00M_ST_L K_G_M_MH K_HL_M_IH K_G_M_GP K_00M_MH_H K_00M_MH_L K_00M_PU_H K_00M_PU_L K_00M_ST_H K_00M_ST_L K_G_M_MH K_HL_M_IH K_G_M_GP K_M_SIO 0,, SLK 0,, ST K_M_SIO SLK ST R _M_L SL_#MHZ SL S _RF _PI _PI V _SR _PU _ OT_ US_ RF FS_/RF_ FS_/RF_0 IRF M_OT M_0 RF IRF R R R R 0K R 0K R OTLK K_US_M_IH K_M_IH SL SL0 _LK OTLK K_US_M_IH K_M_IH SL, SL0, _LK IS R - P 0P-OP 0P-O R0 R K K SL0 SL litegroup omputer Systems lock Generator T Size ocument Number R ev ustom ate: Tuesday, February 0, 00 Sheet of

7 H_RQ0 H_RQ H_RQ H_RQ H_RQ H_[..] H_[0..] H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ H_ H_ H_ H_ H_ H_ H_0 H_ H ST0 H ST K_00M_MH_H K_00M_MH_L H STP0 H STP H STP H STP H STN0 H STN H STN H STN H_I0 H_I H_I H_I H_S_L H_TRY_L H_RY_L H_FR_L H_HITM_L H_HIT_L H_LOK_L H_RQ0_L H_NR_L H_PRI_L H_SY_L H_RS0_L H_RS_L H_RS_L H_PURST_L PWROK HROMP HSWING HSWING HGTLRF H_ H_ H_ H_0 H_ H_ H_ H_0 H_ H_ H_ H_ H_ H_ H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_0 H_ H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ H_ H_ H_ H_ H_ H_ H_ H_ PROHOT_L SL0 SL SL0 SL PP _SM _FS _PLL _ PP PP VSMYR VP VP VP VSMYR0 VP VQP VQP HGTLRF _SM _FS _PLL _ RSL0 RSL GMHP GMHP GMHP VQ VQ VSMYR VSMYR0 VQ GMHP VQ VQ VQ _VSTR H_RQ H_RQ0 H_RQ H_RQ H_RQ H_[..] H_[0..] H_LOK_L H_TRY_L H_RY_L H_HIT_L H_HITM_L H_FR_L H_S_L H ST H ST0 K_00M_MH_H K_00M_MH_L H STP0 H STN0 H STP H STN H STP H STN H STP H STN H_I0 H_I H_I H_I H_SY_L H_RQ0_L H_PRI_L H_NR_L H_RS0_L H_RS_L H_RS_L H_PURST_L PWROK,, HGTLRF SL0, SL, PROHOT_L Size ocument Number R ev ate: Sheet of I (GMH ) Part T litegroup omputer Systems Tuesday, February 0, 00 ustom lose To GMH R under 0mOhm HSWING W/S =0/ mils PU PU PU PU PU 0.U L.UH L UH-0.U 00U-V.U.U R K- R 00 L.UH-0 0.U U.U.0U-P.U R.K-.0U 0.U R 0-0.U.U-P R 0-.U/00.0U L0.UH-0-P 0.U.U 00U-V-P R.K- FS MH SPG MH H# H# 0 H# L H# H# H# K H# 0 H0# H# J H# H# 0 H# H# J H# F H# H# H# F H0# H# J H# G H# F H# H# H H# K H# H# F H# G0 H0# J H# G HRQ0# HRQ# J HRQ# L HRQ# HRQ# J HST0# 0 HST# HLKP HLKN HSTP0# HSTN0# INV0# HSTP# L HSTN# K INV# L HSTP# G HSTN# F INV# L HSTP# HSTN# INV# S# F HTRY# RY# G FR# L HITM# HIT# K HLOK# RQ0# NR# PRI# SY# RS0# G RS# RS# PURST# PWROK# HROMP HSWING HVRF F H0 H H H 0 H H H 0 H H H 0 H0 H H H H H H G0 H F H H F H0 J H L H G H G H F H F H H H J H G H0 H K H J H L H J H F H F H H K H G H0 G0 H L H H K H J H H0 H G H H H H0 H H H H H H 0 H H 0 H 0 H0 H H H PROHOT# L0 SL0 L SL L R0 0-0.U 00U-V-P.U POWR MH SPG MH F _R _R L _R L _R L _R M _R M _R M _R M _R M _R M _R M _R N _R N _R N _R N _R N _R N _R P _R P _R P _R P _R P _R R _R R _R R _R R _R R _R R _R _R R _ G _ G _GP Y _FS _PLL R _R _R J J J J K K K K L L L L0 L M M M0 M N N0 N P0 P R T T T T T0 U U U0 V V V0 W W W0 Y Y Y Y Y0 _GP G _GP J _GP J _GP J _GP J _GP J _GP K _GP K _GP K _GP K _GP L _GP L _GP L _GP L _GP L _GP Y _.U 0.U U.U-P MH MHF SPG MH R R R R R R0 R R R R N N0 N N N N N0 N N N N N0 M M M M M M M M M M M M L L K K K K K0 K K K K K0 K K J J J J J H H0 H H H0 H H H H H0 H H G G G G G G G0 G G G G G F F0 F F F F0 F F F F F F F Y Y Y0 Y Y Y Y0 Y Y Y Y W W W W V V0 V V V V V V0 V V V V U U U U T T T0 T T T T0 T T T T T R R R P P0 P P P P P P P N N N N M M0 M M M M M L R K- 00U-V.U.U

8 G_S G_S G_S G_S G_S G_S G_S G_S0 G_ST_L G_ST_H G 0 G G G G_[0..] G_0 G_ G_ G_ G_ G_ G_ G_ G_ G_ G_ G_0 G_ G_ G_ G_ G_ G_ G_ G_ G_ G_0 G_ G_ G_ G_ G_0 G_ G_ G_ G_ G_ G_S[0..] G_SST_H G_SST_L G_ST0_L G_ST0_H G_GNT_L G_FRM_L G_TRY_L G_IRY_L G_VSL_L G_STOP_L K_G_M_MH G_PR G_RQ_L G_SWING MHGPRF G_ST G_ST G_ST0 G_RF_L G_WF_L G_PIP_L G_ILO HL0 HL[0..0] HL HL HL HL HL HL HL HL HL HLST_L HL0 HLST_H HOMP HSWING HURF ISWING IRF OTLK VRST_L VS VSL R GRN LU GHSYN GVSYN RFST ISWING IRF G_SWING G_ROMP MHGPRF GTRF HSWING HURF LR LGRN LLU VS VLK VS HSYN VSYN VHSYN VVSYN LR LGRN VLK HSYN VSYN LLU VS VSL LU GRN R VVSYN VHSYN VS VS VSL VSL VQ VQ VQ VQ VQ VQ U U U G_ST_H G_ST_L G 0 G G G G_[0..] G_S[0..] G_SST_L G_ST0_H G_ST0_L G_FRM_L K_G_M_MH G_VSL_L G_IRY_L G_TRY_L G_STOP_L G_PR G_RQ_L G_GNT_L G_ST0 G_ST G_ST G_RF_L G_WF_L G_ILO HL[0..0] HLST_H HLST_L OTLK VRST_L,, GTRF MHGPRF HSWING HURF G_PIP_L G_SST_H Size ocument Number R ev ate: Sheet of I (GMH ) Part T litegroup omputer Systems Tuesday, February 0, 00 ustom lose to GMH Lose to GMH lose to GMH ivider place middle between GMH and IH Place near VG connector Place near VG connector Place near GMH." R - P-P R.K-P.0U.0U R 00-.U Q N00 R - R -P P-P P-P 0P-P R -.0U VG GP HU S MH SPG MH G0 Y G W G G U GFRM U GLKIN H GVSL GIRY V GTRY GSTOP W GPR/_TT GRQ N GGNT M GROMP GSWING GVRF GRF R0 GWF R I_HI M I_LO M GST0 N GST N GST N HI0 F HI G HI K HI G HI K HI L HI L HI L HI J HI H HI0 J HISTRF H HISTRS H HI_ROMP HI_SWING HI_VRF I0 K I H I I F I I 0 I F I G I I H I0 G ISTRF J ISTRS J I_ROMP G I_SWING F I_VRF F RFLK G XTTS# P IH_SYN# J RSTIN# K RSRV_ G0 RSRV_ G RSRV_ N RSRV_ P RSRV_ R GSTF0 GSTS0 G0 G G G G 0 G G G G G G0 G W0 G G W G W G V GSTF V GSTS V G G Y G Y G W G0 Y G V G W G U G T G T G T G R G P G P G0 P G M GSSTF U GSSTS T GS0# R GS# P GS# R GS# R GS# U GS# U0 GS# U GS# T _T H _LK F R F R# GRN H GRN# G LU H LU# G HSYN G VSYN RFST N_ N_ N_ N_ F N_ F N_ J N_ N N_ P N_ R N_0 R N_ R N_ N_ N_ N_ N_ N_ N_ N_ M N_0 R.U R -P R.K R - 0.U R - R 00-P P-P R.- L F-0-0-P.0U.0U L F-0-0-P R.K-P R --P R K 0P-P.0U P-P.U Q N00 0 P-P R - L F-0-0-P L F-0-0-P R -P R.K 0P-P R - R.K R0.- R0 -P R K L F-0-0-P R -P R 0.- R - VG ONN-VGST-P R G MS0 MS MS MS N HS VS 0 S S.U R 00-P.U P-P R.K R0.-

9 SMXROMP SMXVOH SMYVOH SMXVOL SMYVOL SRF SMYROMP K_ K_ K_0 S_L S_L S_L S_L0 SS_0 SRS_L_ SW_L_ M_ M_ M_ M_ M_ SS_ SS_L_ SS_0 SRS_L_ SW_L_ M_ M_ M_ M_ M_ SS_L_ SS_ S_L S_L0 K_ K_0 LK_L LK_H LK_L LK_L0 LK_H LK_H0 SMYVOL SMYVOH SMYROMP SRF SMXVOL M_ M_ M_ M_0 M_ M_ M_ M_ MP_ QS_L_ M_ M_ M_ M_ M_ M_0 M_ M_ MP_ QS_L_ M_ M_ M_ M_ M_ M_ M_ M_0 MP_ QS_L_ M_ M_ M_ M_ M_ M_ M_ M_ MP_ QS_L_ M_ M_0 M_ M_ M_ M_ M_ M_ MP_ QS_L_ M_ M_ M_ M_0 M_ M_ M_ MP_ QS_L_ M_ M_ M_ M_ M_ M_0 M_ M_ M_ MP_ QS_L_ M_ M_ M_ M_0 M_ M_ M_ M_ MP_ QS_L_ M_ M_ M_ M_ M_ M_0 M_ SMXVOH M_ SMXROMP MP_ SRF LK_L QS_L_ LK_L LK_H M_ LK_H SRF M_[0..] M_[..] M_[..] M_ M_ M_ M_ M_ M_ M_0 LK_H[0..] LK_L[0..] MP_ QS_L_ M_ M_ M_ M_ M_ M_ QS_L_[0..] QS_L_[0..] M_ M_ MP_ QS_L_ S_L[0..] S_L[0..] MP_[0..] SRF MP_[0..] M_[0..] M_[0..] K_[0..] K_[0..] LK_H[0..] LK_L[0..] M_ SS_0 SS_ SW_L_ M_0 M_ M_ M_ M_ M_ M_ MP_ QS_L_ SS_L_ M_ M_ M_ M_0 M_ M_ M_ M_ SRS_L_ SS_0 MP_ QS_L_ SS_ SW_L_ SS_L_ SRS_L_ M_[0..] LK_L LK_L LK_H LK_H LK_L M_ LK_L0 LK_H M_ M_ M_ M_0 M_ M_ M_ MP_ QS_L_ LK_H0 K_ LK_L LK_H LK_L LK_L LK_H LK_H K_ K_ S_L S_L M_ M_ M_ M_0 MP_0 QS_L_0 M_ M_ M_ M_ M_ M_0 M_ M_ M_ M_ M_ M_ M_ M_ M_ M_ M_0 M_ M_ M_ M_0 MP_0 QS_L_0 M_ M_ M_ M_ M_ M_0 M_ M_ M_ M_ M_ M_ M_ M_ M_ M_ M_0 _VSTR _VSTR _VSTR _VSTR VSMYR VSMYR0 VSMYR0 M_[0..] M_[..] 0 M_[..] LK_H[0..] 0 LK_L[0..] 0 QS_L_[0..] 0 QS_L_[0..] S_L[0..] 0 MP_[0..] 0 MP_[0..] M_[0..] 0 M_[0..] K_[0..] 0 K_[0..] LK_H[0..] LK_L[0..] SS_ 0 SS_0 0 SS_L_ SW_L_ SRS_L_ SS_ SS_0 SS_L_ 0 SW_L_ 0 SRS_L_ 0 M_[0..] 0 S_L[0..] Size ocument Number Rev ate: Sheet of T I (GMH ) Part Tuesday, February 0, 00 litegroup omputer Systems PU PU lose to pin lose to pin P R.- R.K- R 0K-.U/00.U/00 R.- R 0-.0U.0U R hannel MH SPG MH SM_0 J SM_ L SM_ K SM_ N SM_ L0 SM_ L SM_ L SM_ N SM_ P SM_ P SM_0 J SM_ N SM_ N SM_ L SM_ M SM_ P SM_ P SM_ M SW_# SS_# Y SRS_# S_0 S_ H SS_0# SS_# Y SS_# Y SS_# W SK_0 L0 SK_ N SK_ M0 SK_ P0 SMLK_0 K SMLK_0# K SMLK_ P SMLK_# N SMLK_ N SMLK_# N SMLK_ K SMLK_# K SMLK_ M SMLK_# L SMLK_ P SMLK_# P SMVRF_ SMXROMP K SMXROMPVOH N SMXROMPVOL L SQS_0 N SM_0 P SQ_0 P0 SQ_ P SQ_ M SQ_ N SQ_ M0 SQ_ L0 SQ_ L SQ_ P SQS_ P SM_ P SQ_ P SQ_ M SQ_0 L SQ_ P SQ_ L SQ_ N SQ_ P SQ_ M SQS_ P SM_ M SQ_ P SQ_ M SQ_ L SQ_ N SQ_0 P SQ_ L SQ_ P SQ_ P SQS_ M0 SM_ P0 SQ_ P SQ_ P SQ_ P SQ_ M SQ_ M SQ_ N SQ_0 M SQ_ N SQS_ F SM_ F SQ_ H SQ_ G SQ_ F SQ_ SQ_ H SQ_ G SQ_ SQ_ SQS_ V SM_ W SQ_0 SQ_ SQ_ V SQ_ V SQ_ SQ_ SQ_ U SQ_ U SQS_ M SM_ M SQ_ T SQ_ T SQ_0 K SQ_ K SQ_ T SQ_ P SQ_ L SQ_ L SQS_ H SM_ H SQ_ J SQ_ H SQ_ SQ_ F SQ_0 K SQ_ J SQ_ G SQ_ F R 0- MHG SPG MH L L L L K K K K K K0 K K K K K J J J J J0 J J J J J0 H H0 H H H H0 H H H H H H H H G G G F F F F0 F F F F F0 F F F F U R.K- R.-.0U R 0K-.0U R 0K- R0.K-.U/00 R.K- R hannel MH SPG MH SM_0 G SM_ J SM_ SM_ SM_ K SM_ G SM_ L SM_ F SM_ L SM_ J SM_0 F SM_ L SM_ J0 SM_ SM_ SM_ L SM_ L SM_ SW_# W SS_# W SRS_# W S_0 Y S_ SS_0# U SS_# T SS_# V SS_# W SK_0 K SK_ F SK_ G SK_ SMLK_0 G SMLK_0# G0 SMLK_ F SMLK_# G SMLK_ N SMLK_# N SMLK_ J0 SMLK_# H SMLK_ K SMLK_# L SMLK_ N SMLK_# N0 SMVRF_ P SMYROMP SMYROMPVOH R SMYROMPVOL R SQS_0 F SM_0 G SQ_0 J0 SQ_ SQ_ L SQ_ SQ_ L SQ_ F SQ_ K SQ_ G SQS_ G SM_ G SQ_ SQ_ L SQ_0 K SQ_ L SQ_ K SQ_ J SQ_ J SQ_ J SQS_ G SM_ SQ_ SQ_ 0 SQ_ G SQ_ K SQ_0 L SQ_ K SQ_ J SQ_ SQS_ H SM_ J SQ_ K SQ_ H SQ_ G SQ_ F SQ_ J SQ_ J SQ_0 SQ_ F SQS_ SM_ SQ_ 0 SQ_ SQ_ 0 SQ_ Y SQ_ SQ_ SQ_ SQ_ SQS_ U0 SM_ U SQ_0 0 SQ_ W0 SQ_ U SQ_ T SQ_ SQ_ V SQ_ U SQ_ R SQS_ L SM_ M SQ_ P SQ_ R0 SQ_0 K SQ_ L0 SQ_ R SQ_ R SQ_ P SQ_ L SQS_ J0 SM_ J SQ_ K0 SQ_ H SQ_ F SQ_ G SQ_0 N SQ_ M SQ_ J SQ_ G.0U 0.0U R0 0K- 0.U R.-.0U

10 M_[0..] M_[0..] M_[0..] S_L _R _R M_[0..] _VSTR S_L S_L _VSTR M_[..] S_L K_ M_[..] K_ K_ MP_[0..] K_ M_ RN M_ RN MP_[0..] M_ M_ LK_L[0..] M_ M_0 LK_L[0..] M_ -PR M_ -PR LK_H[0..] M_0 M_ LK_H[0..] SS_ RN M_ IMM IMM RN QS_L_[0..] QS_L_[0..] M_0 -PR MP_0 QS_L_0 -PR M_0 M_0 M_0 M_0 M_ RN M_ RN M_ 0 0 M_ M_ 0 0 M_ M_ M_ M_ M_ M_ M_ M_ -PR M_ -PR M_ M_ M_ 0 M_ M_ M_ M_ 0 M_ M_ M_ M_ RN MP_ M_ M_ M_ RN M_ M_ M_ M_ M_ M_ M_ M_ -PR QS_L_ M_ M_ M_ -PR M_ M_ M_ M_ M_ M_ M_ M_ M_ M_ M_ S_L RN M_ RN M_0 M_0 M_0 M_0 S_L M_0 M_ 0 0 M_ M_ 0 0 M_ S_L -PR M_ -PR M_ 0 M_ M_ 0 M_ SS_L_ M_ 0 M_ 0 0 M_ K_0 RN M_ RN 0 0 M_ 0 M_ K_ M_ SS_0 0 M_ SS_0 0 M_ K_ M_ SS_0 -PR -PR SS_ 0 0 M_ SS_ 0 0 M_ K_ M_0 SS_ M_ M_ M_ M_ M_ RN M_ S_L0 M_ S_L RN0 M_ M_ M_ S_L0 S_L S0 M_0 S_L S0 M_0 M_ -PR MP_ S_L S 0 M_ S 0 -PR M_ M_ QS_L_ N/S M_ N/S M_ M_ RN N/S M_ N/S M_ S_L0 M_ MP_0 M_ MP_0 RN M_ SW_L_ M_ -PR MP_ QM0 M_ MP_ QM0 0 M_ SRS_L_ M_ MP_ QM 0 M_ MP_ QM -PR M_ SS_0 MP_ QM M_ MP_ QM M_ MP_ MP_ QM 0 M_ MP_ QM 0 RN M_ QS_L_ MP_ QM M_ MP_ QM M_ M_ MP_ QM M_0 MP_ QM -PR M_0 M_ MP_ QM 0 M_ MP_ QM 0 M_ QS_L_ M_ RN QM M_ QM R 0 M_ MP_ R M_ QM 0 M_ QM M_ M_ M_ -PR SW_L_ M_ SW_L_ R M_ M_ R M_0 SW_L_ SS_L_ W M_ SS_L_ W M_ SS_L_ SRS_L_ S 0 M_ SRS_L_ S 0 M_ M_ SRS_L_ RS M_ RS RN M_ M_ K_0 M_ K_ M_ M_ K_0 K_ K0 0 M_ K_ K0 0 -PR M_ M_ K_ K M_0 K M_0 M_ RN0 LK_H 0 M_ LK_H 0 M_ MP_ LK_L K0/NU M_ LK_L K0/NU M_ M_ -PR LK_H0 K0/NU M_ LK_H K0/NU M_ QS_L_ LK_L0 K M_ LK_L K M R LK_H K M_ LK_H K M_ M_0 RN LK_L K/NU M_ LK_L K/NU M_ M_ K/NU Put X cap be RP M_ K/NU M_ M_ -PR QS_L_0 M_ QS_L_0 M_ M_ QS_L_ QS0 M_ QS_L_ QS0 M_ M_ QS_L_ QS M_0 QS_L_ QS RN M_0 M_ QS_L_ QS 0 M_ QS_L_ QS 0 M_ M_ QS_L_ QS 0 M_ QS_L_ QS 0 -PR M_ M_ QS_L_ QS M_ QS_L_ QS M_ QS_L_ QS M_ QS_L_ QS M_ M_ QS_L_ QS 0 RN M_ QS_L_ QS 0 M_ M_ QS M_ QS M_ M_ QS -PR M_ QS M_ M_ ST M_ ST M R M_,, ST SLK S M_ SLK S RN M_ M_,, SLK SL M_0 SL M_0 QS_L_ 0 M_ 0 -PR _VSTR M_ MP_ S0 M_ S0 M_ S M_ S M_ M_ S RN S M_0 SRF SRF M_ VRF 0 -PR VRF 0 M_0 VI VI _VSTR _VSTR QS_L_ RN VSP VSP MP_ M_ -PR N N 0 _R M_ N 0 N 0 N 0 N 0 M_ RN0 N 0 N M_ N M_ -PR N/FTN WP 0 N N/FTN WP 0 M VSTR R _VSTR.U _R.U.U SRF 00U-V 000U-0V R U VQ VQ VQ 0 VQ VQ VQ VQ VQ 0 VQ VQ VQ VQ VQ VQ VQ VQ 0 _VSTR R 0-OP INIT STY POWR _VSTR V V V V 0 V V 0 V 0 V V L L-R-OP R-LU.U-OP 000U-0V 00U-V VQ VQ VQ 0 VQ VQ VQ VQ VQ 0 VQ VQ VQ VQ VQ VQ VQ VQ 0 0.U-OP.U V V V V 0 V V 0 V 0 V V R-LU _R.U.U.U.U 0.U-OP.U 0.U-OP.U-OP.U.U-OP.U-OP.U.U-OP.U.U 0.U-OP.U.U.U-OP.U.U-OP.U-OP.U.U-OP.U.U=OP.U litegroup omputer Systems IMM & ( R SRMs ) T Size ocument Number R ev ustom ate: Tuesday, February 0, 00 Sheet 0 of.u

11 M_[0..] M_[0..] M_[0..] M_[0..] _R _R _VSTR _VSTR M_[..] M_[..] MP_[0..] MP_[0..] M_ M_ RN M_ M_ RN LK_L[0..] M_ M_ LK_L[0..] M_ -PR M_0 -PR LK_H[0..] SW_L_ M_ LK_H[0..] SS_L_ RN M_ IMM IMM RN QS_L_[0..] QS_L_[0..] SRS_L_ -PR MP_0 SS_0 QS_L_0 -PR VQ VQ VQ 0 VQ VQ VQ VQ VQ 0 VQ VQ VQ VQ VQ VQ VQ VQ 0 V V V V 0 V V 0 V 0 V V M_0 M_0 M_0 M_0 S_L M_ M_ 0 0 M_ M_ 0 0 R0 RN M_ S_L0 M_ M_ M_ M_ R0 M_ K_0 R M_ M_ M_ M_ -PR 0 M_ K_ M_ M_ 0 M_ M_ R M_ MP_ RN0 M_ M_ M_ M_ M_ M_ M_ M_ M_ QS_L_ -PR M_ M_ M_ M_ M_ M_ M_ M_ M_ M_ M_ M_ M_ M_ M_ RN M_0 M_0 M_0 RN M_0 M_ M_0 M_ 0 0 M_ M_ 0 0 M_ M_ M_ -PR M_ 0 M_ M_ 0 -PR M_ M_ M_ 0 M_ 0 0 M_ M_ QS_L_ RN 0 0 RN M_ 0 M_ M_ M_ SS_0 0 M_ SS_0 0 M_ M_ M_ SS_0 -PR SS_ 0 0 -PR M_ SS_ 0 0 M_ M_ M_0 SS_ M_ M_ M_ M_ M_ M_ S_L0 M_ S_L RN RN M_ M_ M_ S_L0 S_L S0 M_0 S_L S_L S0 M_0 M_ MP_ S_L S 0 M_ S_L S 0 -PR -PR M_ M_ M_ N/S M_ N/S M_ SS_ M_ N/S M_ N/S RN RN M_ M_0 M_ MP_0 M_ MP_0 M_ M_0 M_ MP_ QM0 M_ MP_ QM0 -PR -PR 0 M_ M_ MP_ QM 0 M_ MP_ QM M_ MP_ QM M_ MP_ QM M_ MP_ MP_ QM 0 M_ MP_ QM 0 RN M_ QS_L_ MP_ QM M_ MP_ QM M_ M_ MP_ QM M_0 MP_ QM -PR M_0 M_ MP_ QM 0 M_ MP_ QM 0 M_ M_ RN0 QM M_ QM 0 M_ M_ QM 0 M_ QM M_ M_0 -PR SW_L_ M_ SW_L_ M_ M_ SW_L_ SS_L_ W M_ SS_L_ W M_ SS_L_ SRS_L_ S 0 M_ SRS_L_ S 0 M_ M_ RN SRS_L_ RS M_ RS M_ M_ K_0 M_ K_ M_ M_ -PR K_0 K_ K0 0 M_ K_ K_ K0 0 M_ M_ K_ K M_0 K_ K M_0 M_ LK_H 0 M_ LK_H 0 RN M_ M_ LK_L K0/NU M_ LK_L K0/NU M_ MP_ LK_H0 K0/NU M_ LK_H K0/NU -PR M_ QS_L_ LK_L0 K M_ LK_L K M R LK_H K M_ LK_H K M_ M_0 RN LK_L K/NU M_ LK_L K/NU M_ M_ K/NU Put X cap be RP M_ K/NU M_ M_ -PR QS_L_0 M_ QS_L_0 M_ M_ QS_L_ QS0 M_ QS_L_ QS0 M_ MP_ QS_L_ QS M_0 QS_L_ QS RN M_0 QS_L_ QS_L_ QS 0 M_ QS_L_ QS 0 M_ M_ QS_L_ QS 0 M_ QS_L_ QS 0 -PR M_ M_ QS_L_ QS M_ QS_L_ QS M_ QS_L_ QS M_ QS_L_ QS M_ M_ QS_L_ QS 0 M_ QS_L_ QS 0 RN M_ M_ QS M_ QS M_ M_ QS M_ QS -PR M_ M_ ST M_ ST M R M_ RN,0, ST SLK S M_ SLK S M_ M_,0, SLK SL M_0 SL M_0 M_ -PR 0 M_ 0 M_ M_ S0 _VSTR M_ S0 _VSTR M_ S M_ S M_ M_0 S S RN M_ SRF SRF QS_L_ VRF 0 VRF 0 -PR MP_ VI VI _VSTR _VSTR M_ RN VSP VSP M_0 M_ -PR N N 0 _R M_ N 0 N 0 N 0 N 0 QS_L_ N 0 N RN MP_ N M_ N/FTN WP 0 N N/FTN WP 0 -PR M_ M_ RN0 M_ R-LU R-LU M_ -PR _VSTR M_.U U VQ VQ VQ 0 VQ VQ VQ VQ VQ 0 VQ VQ VQ VQ VQ VQ VQ VQ 0 V V V V 0 V V 0 V 0 V V U-OP.U-OP.U 00.U-OP.U.U-OP 0.U 0.U-OP.U 0.U-OP.U.U-OP 0.U.U-OP.U _R R SRF _VSTR R U 0.U-OP 0.U 0.U-OP 0.U 0.U-OP 0.U 0.U.U.U.U-OP.U-OP.U.U-OP.U.U litegroup omputer Systems IMM & ( R SRMs ) T Size ocument Number R ev ustom ate: Tuesday, February 0, 00 Sheet of

12 G_S[0..] G_[0..] G_S G_ G INT- G_S G_ST_H G_ST0_L G_ G_IRY_L G_ST G_S G 0 G_RQ_L G_ G_0 G_ G_ G_ G_S0 G_ G_ G_ G_ST0_H G_RF_L G_ G_SST_H G G_S G_ST_L G_SRR_R_L G_ K_G_M_GP G_TRY_L G_ G_ G_ G_GNT_L G_FRM_L G G_ G_ G_ G_ G_ G_S G_ G_ G_PIP_L G_S G_SST_L G_0 G_ G_VSL_L INT- G_PR G_0 G_ G_ST0 G_WF_L G_ G_ G_S G_STOP_L G_ G_ G_PRR_R_L PIPM_L G_ G_0 G_STOP_L G_ST0_L G 0 G G_ST_H G_SST_L G_GNT_L G_SST_H G_FRM_L G_ST_L G_WF_L G_PIP_L G_ST0_H G_RF_L G G_RQ_L G INT- INT- PIPM_L G_ST G_IRY_L G_VSL_L G_TRY_L G_ST K_G_M_GP G_SRR_R_L G_ILO G_ILO MHGPRF G_ST0 G_ST G_PR GT_L GTRF G_PRR_R_L VRST_L VRST_L GT_L V RSM VQ VQ VQ RSM V VQ VQ MHGPRF GTRF G_[0..] G_S[0..] G 0 G G G G_FRM_L G_VSL_L G_IRY_L G_TRY_L G_STOP_L G_PR G_RQ_L G_GNT_L G_PIP_L G_ST0_H G_ST0_L G_ST_H G_ST_L G_SST_H G_SST_L G_ST0 G_ST G_ST G_ILO G_RF_L G_WF_L K_G_M_GP INT-, INT- VRST_L,, PIPM_L,,,, Size ocument Number Rev ate: Sheet of T GP X Slot.V Tuesday, February 0, 00 litegroup omputer Systems H- High: / X Low: X N0S change library R.K R0.K.U.U GP GP-R OVRNT# V_ V_ US _K INT# LK RQ#/Q._F ST0/Q 0 ST/Q RF#/Q0 _L RSV_H S0/Q._G S/QM S_ST _M S/Q 0 S/Q RSV _N.VUX._H /Q /Q0._I /Q /Q 0 _O _ST /Q VQ_F /Q /Q _P /Q /#/Q VQ_G 0 IRY#/Q.VUX _Q RSV_K._J VSL#/Q VQ_H PRR# _R SRR# 0 /#/Q0 VQ_I /Q /Q _S 0/QM /Q0 VQ_J _ST0 /Q 0 _T /Q /Q VQ_K /Q VRF_G V TYPT# RSV_ US- _ INT# RST# GNT#._ QM/ST 0 RSV_ Q/PIP# _ WF# Q/S._ Q/S S_ST# _ W#/S 0 M_FRQ_SL/S RSV RSV_._ TLK0/0 TLK/._ S#/ 0 ST# RS#//# VQ_ 0/ /0 _F / / VQ_ 0 0/FRM# RSV G RSV_F._ /TRY# S#/STOP# PM# _H /PR 0 / VQ_ / / _I / //0# VQ ST0# Q/ 0 _J Q/ Q/ VQ_ QM0/0 VRF_G R0.K.U-O.U R0.K 0.U Q 0.U.U.U-O Q 0 Q 0 R0 00

13 INT-G INT- PRQ- INT-F RQ- PRQ- PRQ-0 PRQ- INT- PRQ- PRQ- ST ST ST,,,,,, 0,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, 0,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, 0,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, 0,,, -,,, -,,, -,,, R0.K R0.K R.K TXP RN.K-PR RN.K-PR TXN RXN RXP TXP TXN RXN RXP ST0TXP ST0TXN ST0RXN ST0RXP STTXP STTXN STRXN STRXP P F P F N P N N H P L G G K G L H M F K J J H H K G J J M N J RT T--S /# /# /# /0# R0 RT K RSM T Lithium V/0M IH FRM# IRY# TRY# VSL# STOP# PR PRR# PLOK# SRR# PM# PIRST# PILK PIRQ# PIRQ# PIRQ# PIRQ# PIRQ#/GPI PIRQF#/GPI PIRQG#/GPI PIRQH#/GPI RQ0# RQ# RQ# RQ# RQ#/GPI0 RQ#/GPI0 RQ#RQ#/GPI GNT0# GNT# GNT# GNT# GNT#/GPO GNT#/GPO GNT#/GNT#/GPO SPG_IH.U R K.U M L F K L L V V N FRM_L IRY_L TRY_L VSL_L STOP_L PR PRR_L PLOK_L SRR_L PIPM_L VRST_L K_P_M_IH INT- INT- INT- INT- INT- INT-F INT-G INT-H KRST_L 0GT_L SIRQ GPIO GPIO THRM_L GPIO SPKR PRQ-0 PRQ- PRQ- PRQ- PRQ- RQ- PRQ- PGNT-0 PGNT- PGNT- PGNT- PGNT- PGNT- No Reboot R RTRST_L K RN.K-PR MOS - : NORML - : LR MOS FRM_L,,, IRY_L,,, TRY_L,,, VSL_L,,, STOP_L,,, PR,,, PRR_L,,, PLOK_L,, SRR_L,,, PIPM_L,,,, VRST_L,, K_P_M_IH INT-, INT- INT-, INT-, INT-, INT-F,, INT-G,,, INT-H, PRQ-0 PRQ- PRQ- PRQ- PRQ- PRQ- PGNT-0 PGNT- PGNT- PGNT- PGNT- R.K JP PGNT- RSM H* R.K R 0K R.K R 0K-O JP R R K-O P 0GT_L 0M_L SLP_L FRR_L IGNN_L, HINIT_L INTR NMI KRST_L SIRQ SMI_L STPLK_L, FWH0, FWH, FWH, FWH, FWH LRQ0_L,0 RTRST_L, RSMRST_L,, PWROK RSMRST- ms LY 0K-O THRMTRIP_L XTSMI_L PWRT_L SUSLK LPPM_L SMLINK TLOW_L LPP_L RI_L PIPM_L SMT SMLK SMLRT SMLINK0 HWRST_L LRT_L GPIO R LOS IH R.- K_00M_ST_H K_00M_ST_L R 0GT_L 0M_L SLP_L FRR_L IGNN_L HINIT_L INTR NMI KRST_L SIRQ SMI_L STPLK_L ST0TXP ST0TXN ST0RXN ST0RXP STTXP STTXN STRXN STRXP STIS K_00M_ST_H K_00M_ST_L FWH0 FWH FWH FWH FWH LRQ0_L RTX RTX RTRST_L RSMRST_L PWROK R.K RN0.K-PR RN.K-PR RN.K-PR RN.K-PR P RSM IH T 0GT GPUSY#/GPI V 0M# GPI P PU_SLP# GPI U FRR# SMLRT#/GPI R IGNN# GPI R INIT# GPI U INTR GPO R NMI GPO P RIN# GPO0 F SRIRQ GPO V SMI# GPO T STPLK# ST_L# GPIO P0 PRSLPVR GPIO R PSLP# GPIO GPIO ST0TXP GPIO ST0TXN GPIO ST0RXN GPIO ST0RXP SMLK SMT 0 STTXP SMLINK0 0 STTXN SMLINK STRXN LINKLRT# STRXP SPKR Y STRISP RI# Y STRISN PWRTN# SUSLK LK00P TLOW# LK00N SUS_STT# SLP_S# T L0 SLP_S# R L SLP_S# R L SYS_RST# U L VGT/VRMPWRG T LFRM# PUPWRG/GPO U LRQ0# THRMTRIP# R LRQ#/GPI THRM# INTVRMN RTX LK RTX INTRUR# RTRST# RSMRST# N PWROK SPG_IH R,0, ST,0, SLK 0P 0M X.K 00 RTX RTX 0P ST SLK R U Y W W U T0 U R U0 F W V W T G F V Y Y W U U R0 P T T 0 F0 Y GPIO GPIO LPPM_L SMLRT XTSMI_L GPIO GPIO L0 STL SMLK SMT SMLINK0 SMLINK LRT_L SPKR RI_L PWRT_L SUSLK TLOW_L LPP_L SLP_L SLP_L HWRST_L VRM_PWRG H_PWRG THRMTRIP_L THRM_L INTVRMN K_M_IH INTRUR_L V R 0K LPPM_L L0 STL SMLK,,,, SMT,,,, SPKR RI_L 0 PWRT_L SLP_L, SLP_L, HWRST_L VRM_PWRG H_PWRG THRMTRIP_L THRM_L K_M_IH R M R 0K SMT Q N00 R ST SMLK Q N00 R SLK RT litegroup omputer Systems IH Part 0-O 0-O ST Size ocument Number Rev ustom T ate: Tuesday, February 0, 00 Sheet of

14 VQ **LOS IH** R R - 0MIL WI IH HL0 HL HL HL HL HL HL HL HL HL HL0 HLST_H HLST_L HSWING HURF K_HL_M_IH LNRX0 LNRX LNRX LNTX0 LNTX LNTX LNRSTSYN LNLK, RSMRST_L _IN _S _SHLK _OUT, _SYN, _RST_L, _SOUT _SIN0 _SIN, _SIN, _IT_LK HL0 HL HL HL HL HL HL HL HL HL HL0 HL HLST_H HLST_L IHMP HSWING HURF K_HL_M_IH LNRX0 LNRX LNRX LNTX0 LNTX LNTX LNRSTSYN LNLK RSMRST_L _IN _S _SHLK _OUT _SYN _RST_L _SOUT _SIN0 _SIN _SIN _IT_LK H0 H J0 H M M N M0 L J K G K J N L0 L N HI0 HI HI HI HI HI HI HI HI HI HI0 HI HI_STF HI_STS HIROMP HI_VSWING HIRF LK LN_RX0 LN_RX LN_RX LN_TX0 LN_TX LN_TX LN_RSTSYN LN_LK LN_RST# _IN _S _SHLK _OUT _SYN _RST# _SOUT _SIN0 _SIN _SIN _IT_LK USP0P USP0N USPP USPN USPP USPN USPP USPN USPP USPN USPP USPN USPP USPN USPP USPN O0# O# O# O# O#/GPI O#/GPI0 O#/GPI O#/GPI USRIS USRIS# LK 0 0 F USP0P USP0N USPP USPN USPP USPN USPP USPN USPP USPN USPP USPN USPP USPN USPP USPN O0_L O_L USRIS_L K_US_M_IH USP0P USP0N USPP USPN USPP USPN USPP USPN USPP USPN USPP USPN USPP USPN USPP USPN R00 R 0K 0K RSM R0. % Must routing a trace to.ohm pad, on't direct connect with USRIS_L.(two trace must < 00 mils) K_US_M_IH P P P P P P0 P P P P P P P P P P0 PIOW_L PK_L PRQ_L PIOR_L PIORY P P P0 SP_L SP_L IRQ P P P P P P0 P P P P P P P P P P0 PIOW_L PK_L PRQ_L PIOR_L PIORY P P P0 SP_L SP_L IRQ Y Y Y Y Y Y IH P P P P P P0 P P P P P P P P P P0 PIOW# PK# PRQ PIOR# PIORY P P P0 PS# PS# IRQ SPG_IH S S S S S S0 S S S S S S S S S S0 SIOW# SK# SRQ SIOR# SIORY S S S0 SS# SS# IRQ 0 Y 0 0 Y W0 Y0 Y Y W W W V0 V Y S S S S S S0 S S S S S S S S S S0 SIOW_L SK_L SRQ_L SIOR_L SIORY S S S0 SS_L SS_L IRQ S S S S S S0 S S S S S S S S S S0 SIOW_L SK_L SRQ_L SIOR_L SIORY S S S0 SS_L SS_L IRQ SPG_IH HSWING.0U HURF.0U _SIN0 _SIN R R 0K 0K lose to IH _SOUT R0 Safe Mode.K-O litegroup omputer Systems IH Part Size ocument Number Rev ustom T ate: Tuesday, February 0, 00 Sheet of

15 RSMRST_L RSMRST_L TXPOK PIRST_L VRST_L OGRST_L VRF VRF RSM RT VQ VQ VS P RSM RSM VS VS VS VS VS VS RSMRST_L, TXPOK,, PWROK,, PIRST_L,,,,,, VRST_L,, OGRST_L Size ocument Number Rev ate: Sheet of T IH Part ustom Tuesday, February 0, 00 litegroup omputer Systems These pins need to be separarted power plane 00P U HT.U.U.U R 0K IH SPG_IH _ F _ G _ H _ K _ L _ M0 _ N0 _ P _ R _ V _ W _ W _ W 0 _ G _ G SUS_ SUS_ SUS_ SUS_ F0 SUS_ F SUS_ SUS_ SUS_ U SUS_ V SUS_ F SUS_ F SUS_ F SUS_ K VRF VRF W VRF_SUS RT _ K0 _ K _ K _ L _ P _ R0 _ R _ H _ J _ K _ M _ N _ N F _ F _ W _ R _ W _ W0 _ W _ W _ W _ W STPLL STPLL USPLL SUS_ F SUS_ Y SUS_ SUS_ SUS_ F SUS_ F _ V_PU_IO R V_PU_IO R V_PU_IO T _ IHF SPG_IH F F G0 G G H H H J J J K K K0 K K K L0 L L L L L L L M M M M M M M M N N N N N0 P P0 P P P P P P R R T T T U V V W W Y0 Y Y Y Y U HT 0.0U R.K R 0K R.K R0 K R.K R.K.U.0U U HT R U U HT 0.0U.U-O U HT.U-O R K UF HT LL-S

16 P[0..] P[0..],,,,,, PIRST_L PIRST_L R P P P P P P P P0 R.K R0 0K I P P P0 P P P P P 0 PRQ_L 0 PRQ_L PIOW_L PIOW_L PIOR_L LO:0 PIN L PIOR_L PIORY PIORY PK_L HI:0 PIN L PK_L IRQ 0 IRQ P P PT P0 P P0 P SP_L SP_L SP_L SP_L ITP_L 0 H0*-LP-P0 R K S[0..] S[0..] PIRST_L SRQ_L SIOW_L SIOR_L SIORY SK_L IRQ S S0 SS_L R S S S S S S S S0 SRQ_L SIOW_L SIOR_L SIORY SK_L IRQ S S0 SS_L ITS_L I H0*-LP-P0 S S S0 R0.K R 0K S S S S S S SS_L S SS_L R K ST LL-S ITP_L HL ITS_L LL-S # MX TR LNGTH IS " litegroup omputer Systems I onnector T Size ocument Number Rev ustom ate: Tuesday, February 0, 00 Sheet of

17 US PORT INTRF UL 00 Mils Width USPWR 000U-0V USPN USPP USPN USPP KY US 0 0 H*-P USPN USPP USPN USPP USPN USPP USPN USPP KY US 0 0 H*-P USPN USPP USPN USPP GPI: R0.K-O High: S not support Low: S support R.K R0.K R0.K R.K-O I FGPI FGPI GPI: High:-OM Lan Install Low:Realtek PI Lan install,,,,,, PIRST_L,,, ST PT R.K R.K FWH0 FWH FWH.U-OP PIRST_L FGPI FGPI FGPI0 FWHWP_L TL_L FWH0 FWH FWH 0 U VPP RST# FGPI FGPI FGPI FGPI0 WP# TL# I I I I0 FWH0 FWH FWH PL-PR LK FGPI 0 I INIT# FWH RFU RFU RFU 0 RFU RFU FWH K_P_M_FWH FGPI I FWH FWH.U K_P_M_FWH FWH, FWH, R0 K Q 0 R Q 0 HINIT_L, N0S litegroup omputer Systems US/FWH T Size ocument Number Rev ustom.k R.K ate: Tuesday, February 0, 00 Sheet of

18 VS VS RTRST_L,0 0.U.U.U.U-O F RVN0 RW HL S INX_L IX MO_L S0 0 S S_L S MOT ON IR_L IR STP_L STP 0 W_L W W_L WG TRK0_L TR00 WP_L WP RT_L R T 0 H_L SI SKHG_L SK HNG H*-LP-P ST UL SHORT RN.K-PR.U KT KLK RN -PR RN -PR RN -PR RN -PR MT MLK,0 THRMN KMS KT KN K K KLK KN HOL HOL MT MN M 0 M MLK MN HOL HOL HOL MINI-UL-P-,,,,,, PIRST_L K_P_M_SIO SIRQ LRQ0_L, FWH THRMN ST SHORT, FWH0, FWH, FWH, FWH 0 VRFT,0 PU_THRM 0 SYS_THRM 0 FN 0 FN 0 FN THRM_L P 0 I_L LPPM_L PWRT_L PWRSW L J PS_ON_L, SLP_L K_M_SIO VQ P FN FN FN VRFT THRM_L P I_L LPPM_L PIRST_L K_P_M_SIO SIRQ LRQ0_L FWH FWH0 FWH FWH FWH PU_THRM SYS_THRM PWRT_L PWRSW L PS_ON_L SLP_L K_M_SIO J.U-OP LRST# LLK SRIRQ LRQ# LFRM# L0 L L L GPX/P/GP GPY/GP GPS/P/GP0 GPS/GP GPX/P/GP GPY/P/GP GPS/P/GP GPS/GP MSO/IRQIN0 MSI/GP0 VRF VTIN VTIN VTIN -VIN -VIN VIN.VIN VOR VOR VI VI VI VI VI0 FNPWM FNIO FNPWM FNIO FNIO OVT# P SOPN# PM# WTO/GP S/GP SL/GP PSOUT# PSIN SUSL/GP PL/GP PWRTL#/GP SUSIN/GP0 LKIN HW Monitor GamePort 0 VS K/Mouse Serial Port IR LPT Floppy VT LP RVN0 RVN INX# MO# S# S# MO# IR# STP# WRT# 0 W# TRK0# WP# RT# H# SKHG# P0 P P 0 P P P P P SLT P USY K# SLIN# INIT# RR# F# ST# IRRX/GP IRRX/GP IRTX/GP SUSLKIN # SR# SIN RTS# SOUT TS# TR# RI# # SR# SIN RTS# SOUT TS# TR# RI# G0 KRST KT KLK MST MSLK KLOK# RSMRST#/GP PWROK/GP WHF-W RVN0 INX_L MO_L S_L IR_L STP_L W_L W_L TRK0_L WP_L RT_L H_L SKHG_L PR0 PR PR PR PR PR PR PR SLT P USY K_L SLIN_L PINIT_L RR_L F_L ST_L IRRX IRTX _L SR_L SIN RTS_L SOUT TS_L TR_L RI_L SOUT 0GT_L KRST_L KT KLK MT MLK TXPOK PR0 PR PR PR PR PR PR PR SLT P USY K_L SLIN_L PINIT_L RR_L F_L ST_L IRRX IRTX _L SR_L SIN RTS_L SOUT TS_L TR_L RI_L 0GT_L KRST_L TXPOK,, SOUT SOUT R.K R0.K litegroup omputer Systems LP_F/K/M T Size ocument Number Rev ustom ate: Tuesday, February 0, 00 Sheet of

19 RTS_L TR_L NRI NTS N NSIN NSOUT NTR NSR NRTS SLT SIN NPR0 RR_L NF_L NST_L NPR NPR NPINIT_L NPR NPR NPR NSLIN_L NPR P USY NPR K_L NSIN ST_L SLIN_L F_L PINIT_L NF_L PR PR PR PR PR0 PR PR NPR NPR NST_L RR_L K_L USY P SLT NPR N TS_L NRTS NTS _L RI_L SR_L NTR SOUT NSR NRI NSOUT VIN IN IRTX IRRX NPR PR NPINIT_L NPR0 NSLIN_L NPR NPR NPR V -V IRRX IRTX RTS_L TR_L SOUT RI_L TS_L SR_L SIN _L F_L PINIT_L SLIN_L PR PR0 PR PR PR PR PR PR ST_L RR_L K_L USY P SLT NRI 0 Size ocument Number Rev ate: Sheet of T I/O Ports ustom Tuesday, February 0, 00 litegroup omputer Systems KY LL-S N 0P-P RN -PR.U LL-S LPT ONN-PR-FWHRW ST K 0 SLIN INIT RROR F SLT P USY P0 P P P P P 0 P P HOL HOL HOL IR H*-P RN -PR RN -PR U ST IN OUT IN IN OUT OUT ROUT ROUT ROUT ROUT ROUT RIN RIN RIN RIN RIN 0 V 0 LL-S OM ONN-OMG SIN SOUT TR SR RTS TS RI HOL 0 HOL 0P N 0P-P R.K RN -PR RN -PR RN -PR RN.K-PR RN.K-PR RN.K-PR RN.K-PR N 0P-P N 0P-P RN -PR RN -PR RN -PR RN -PR RN -PR RN -PR

20 V V R0.K R.K PWRFN V SNS H*-POW-MP PUFN V SNS H*-POW-MP FN FN 000P 0 000P THRM. SNSING, PU_THRM R 0K R 0K VRFT VTIN, V R.K SYSFN V SNS H*-POW-MP SYS_THRM.U.U RT 0K-RT.U FN 0 U-V R 0 THRMN, 0 000P RI_L RTRST_L, R0 M I_L NRI NRI R 0K R0.K Q 0 000P litegroup omputer Systems H/W Monitor T N0S Size ocument Number Rev ustom ate: Tuesday, February 0, 00 Sheet 0 of

21 LIN_OUT_L MI MI LIN_IN_R MI RT-L LIN_OUT_R LININL LINOUT-L MIIN LININL LIN_IN_L _ LINOUT-L LIN_IN_R MI LIN_IN_L LININR MI LINOUT-R LINOUT-R _L LININR _R LIN_OUT_L LIN_OUT_R MIIN RT-R _L _R _ FMIL FMIR MI FMIR FMIL RT-R NTR RT-L LF_OUT V V V V V V VRF VRF0 VRF VRF0 _SYN, _SOUT, _SIN, _IT_LK, _RST_L, _LK Size ocument Number Rev ate: Sheet of T.0 odec ustom Tuesday, February, 00 litegroup omputer Systems.0uF.0uF R.K R K 0.uF R.K UIO HRx KY 0 uf R.K Q L0 IN OUT.0uF ST SHORT R 0K R 00 L0 0.uF 000pF U MI() V V V V P_P LIN_IN_R LIN_IN_L MI MI _R 0 _L _ VIO_R VIO_L UX_R UX_L PHON MONO_OUT LIN_OUT_R LIN_OUT_L FILT FILT_L FILT_R X RX VRFOUT VRF XTL_IN XTL_OUT RST ST_OUT ST_IN SYN 0 IT_LK P S S0 N N FILT 0 N 0 N N LOK_OUT.0uF R K pf 00pF R 00 R K R K 0.UF 0.0uF R K.0uF 0.uF 0uF R.K R K R0 0K R K R K R K 0uF R0 K R K 0.UF 00pF 00UF 000pF ST SHORT 0.uF.0uF ST SHORT UIO H H H H LMI RSW RMI LSW LOUTL RSW LOUTR LSW LINL RSW LINR 0 LSW HOL 0 0.UF 00pF R.K 000pF 00pF.0uF R.K R K 000pF R.K 0.0uF ST SHORT uf -IN

22 VS -V VS V VS / VS PS_ON_L 0 R 0P 0K PS_ON_L 0 TX.V.V -V.V PS_ON V V -V PWROK V UXV V V 0 PW-0PR.U TXPOK R HL LL-S TXPOK,, 0K-O STL STL HL HWRST_L R HL HWRST_L 0 R PNL 0 0 Key H*-P0 FRONT_SI 0 R0 GL0 GL 0 R 0 0K 00P R 0K PWRSW Q N00 PWRSW PWR ONN PS SPK H*P P SPKR R.K R0 K SPKR R K Q 0 Q 0 R 0 SPK R0 0 PNL(,) LPNL(,,) LSJ(,) SJ(,)(,).U L, SLP_L L0 S0 S S S,S Green G-blinking Y-blinking ark Green G-blinking G-blinking ark Yellow ark ark Light ark Light linking linking ark VS R K Q L R 00 0 Q SLP_L R VS L0 Q0 L0 R 0K R 0 0K Q 0 GL GL0 N0S GL0 GL Intel Legend HIGH LOW GL0 GL0 GL HIGH SWITH Y Y G LOW SWITH G GL HIGH HIGH litegroup omputer Systems TX Power & Front Panel T Size ocument Number Rev ate: Tuesday, February 0, 00 Sheet of

23 USP0P USP0N USPP USPN USP0P USP0N USPP USPN P0_P P0_N P_P P_N NR USPP USPN USPP USPN UL USPP USPN USPP USPN P_N P_P US P_P P_N P_P P_N P_N P_P MII_MIO MII_M MII_OL MII_RS MII_TXN MII_RXV MII_RXRR MII_RX MII_TX LNTX LNTX MII_TX LNTX LNTX0 LNTX LNRSTSYN MII_TX MII_TX0 LNTX0 LNRSTSYN MII_TX 0 LNLK LNLK LNRX RSRV 0 LNRX LNRX LNRX LNRX0 MII_RX MII_RX LNRX0 MII_RX0 MII_RX US RSRV VS VUL US- US_O# V V -V -V.VUL RSM.V V KY KY 0 _IN 0 _OUT _IN _OUT _SHLK _OUT _IN _S _SHLK _SHLK _S _S SM_ SMLK SM_0 SM_ SMT,,,, SMLK SM_SL SM_S SMT,,,, _RST_L PRIMRY_N# _RST# _SIN _SIN, _SYN RSRV _SIN, _SYN _SIN _SOUT _SYN _ST_IN _SIN0, _SOUT _SIN0 _IT_LK _ST_OUT _ST_IN0, _IT_LK 0 _ITLK 0 UL 0 pf-o NR 000U-0V R 0K US P0_N P0_P MH T- MH T MH MH 0 _RST_L _RST_L, TO ON OR O NT US P_N P_P MH T- MH T MH MH NT litegroup omputer Systems LN RTL0L T Size ocument Number Rev ustom ate: Tuesday, February 0, 00 Sheet of

24 VIF PUVI SN OOTSL PWR_G R R 0(I)/N(RT) PUVI PUVI PUVI0 PUVI R 0P(I)/n(RT).K(I)/.K(RT) SN M X. PWM OOTSL=0 NW OOTSL= PRSOTT N(I)/0(RT).0V~.V 00U-.V 00U-.V 0 000P(I)/N(RT) 0.uF 0 R R 0K(I)/N(RT) 0K 00U-.V 000U-.V R0 R0 PUVI PUVI PUVI PUVI PUVI0 R K- VRM_PWRG VS / R R0 N(I)/K(RT) R0 R0 N(I)/.K(RT) PWR_G.K PUVI PUVI R K R0 N(I)/0(RT) R 0K(I)/K(RT) R N(I)/00K(RT) Q 0 00U-.V 000U-.V 0K(I)/N(RT) 0(I)/N(RT) R 0K 00U-.V 00U-.V P 0K 00P 0 V_POWR VRM_PWRG OOTSL PUVI RT Need from SRF l/l/ Output pin P RMPJ ILIMIT R Q0 N0 M VI VI VI VI VI0 VI F OMP FRTN PWRG N LY 00U-.V 000U-.V R.U 0K U SOMP P/RT R P 00K(I)/N(RT) PWM PWM PWM PWM S S S S SSUM 0 R PWM R ST SHORT N(I)/0(RT) R V_POWR, OOTSL 00K(I)/N(RT) R PWMF 0K 0P Q N00-S M XPWMF Richtek LL N VIF VININ SN SN VININ RT Near L-MOS 0K(I)/0K(RT) P ISP ISP ISN RT Near IN PWM T ILIMIT layout Notice:PWM efault mils 0(I)/N(RT) PWM PWM PWM PWM R N(I)/K(RT) R0 N(I)/K(RT) R N(I)/K(RT) R N(I)/K(RT) R N(I)/K(RT) RT U-V U-V N(I)/00K(RT) R N(I)/0(RT) R.K(I)/N(RT) RT 00K(I)/N(RT) R 0K(I)/N(RT) M 0U-0V- OOTSL SN SN R0 00 R 00 ISN R 00K(I)/N(RT) R 00K(I)/N(RT) ILIMIT P(I)/N(RT) PWM mils mils mils ISP ISN R0 00K(I)/N(RT) 00P(I)/N(RT) R.K(I)/N(RT) R00 0 U T IN O# V_POWR SN SN M0 U-0 RVH SW P RVL P/RT0 R M VININ 0K(I)/N(RT) VININ 0U-0V- ISP T ILIMIT ILIMIT mils R 0 mils Q NT0N0 Q NT0N0 and ISN Kelvin sense T M 0U-0V- TX U T VIN R 0 U T IN O# P/RT0 R0 0 IN O# VONN RVH SW P RVL P/RT0 M N-H / TO- ISN N-H / TO- mils mils ISP and ISN Kelvin sense M U-0 RVH SW P RVL mils ISP G VIN VIN N-H / TO- and ISN Kelvin sense.u Q NT0N0 M U-0 L 0.uH R 0 ISN Need mils R0 mils Q R 0 NT0N0 00P.-0 00U-V-OP 0 Q NT0N0 Q NT0N0 Q NT0N0 L K-0.UH 00U-V S M Q NT0N0.U P VIN N-H / TO- M Q NT0N0 00U-V.U 0 R R N-H / TO- 00U-V 00P.-0 PUVI PUVI PUVI PUVI PUVI0 PUVI 00P.-0 L ISN ISN P ISN Need mils VOR - P ISN Need mils N0S litegroup omputer Systems Size ocument Number Rev T ate: Tuesday, February 0, 00 Sheet of R K K-0.UH L K-0.UH R K RN K-PR

25 ULSW ULSW UL VS VRF.V U OUT IN R V R Q 0 K 0K R0 0K N00 VS ULSW VS R K Q Q SI0S-S P-H / SOT- Q0 SI0S-S-O P-H / SOT- N-H / TO- 00U-V Q N0L 00U-V VRF.0V R 00-% R K-% VRF.0V VRF.0V V VQ 00U-V-P S R - R0 - R 0- R0 00- O J L-S Vo=.(Rb/Rt).V U OUT IN O J L-S Vo=.(Rb/Rt).V UL UL U-0V-P Q N00 TXPOK TXPOK,, SLP_L SLP_L, R 0-O UL VRF.0V R 0- R - V Q N00 0 U.V RSM R - VS UL / MI PL NR H VS 0.U-OP / MI PL NR H VRF.0V - U0 LM-S Q P0L 0 000U-.V-L 000U-.V-L 0 00U-L R 0K R 0-O U0 0 - LM-S U OUT IN O J L-S Vo=.(Rb/Rt) 0.U-OP R U0-0- LM-S R 0- VRF.V VRF.V Q P0L 00U-L VRF.V R -.V UL /=.V 0/0=.V litegroup omputer Systems MIS - T Size ocument Number Rev ustom ate: Tuesday, February 0, 00 Sheet of

26 _VSTR ULSW R 0/00-O R 0/00-O _VSTR Q N0 STR:UL LOW PWROK R 0K Q SI0S-S P-H/SOT PWROK,, Q N0 R 0K S R0 0K P-H/SOT SLP_L, _VSTR R 0K- R 0K-.U _R.U U RTL RSM R 00- V.V 0 TL VRF.0V VRF.0V VRF.V VRF.V R00 0K- U R.K- R0 VRF.0V 00K PWROK R 0K Q R 0K 0 N-H / TO- GMHP V OOTSL, OOTSL OOTSL=0 NW OOTSL= PRSOTT NORTHWOO :.V PRSOTT :.V VRF.0V change library N-H / TO-,, PWROK PWROK J J Q 0 R0 0K- Q N00 R 0K 000pF RTL.U R.K- 000U-0V-O R.K- 000U-0V.U 0P U0 - LM-S Q0 N0 R 0- R 0- Q N00 R.K- litegroup omputer Systems R Power T Size ocument Number R ev ustom ate: Tuesday, February 0, 00 Sheet of

27 INT- PGNT- PIPM_L FRM_L IRY_L TRY_L VSL_L STOP_L PLOK_L PRR_L SRR_L PR - -0 K_L RQ_L PRQ- - 0 ISL ISL ISL SMLK SMT K_L RQ_L PLK INT- INT-F PRR_L PR SRR_L STOP_L TRY_L VSL_L FRM_L IRY_L INT- INT-H INT- INT- INT- PLOK_L - PLOK_L PR IRY_L PRQ- SMT 0 PRR_L STOP_L 0 0 INT- PGNT- 0 SMLK ISL - -0 PLK TRY_L PIPM_L RQ_L K_L VSL_L INT-G PIRST_L INT- FRM_L INT-F SRR_L - PIRST_L -V -V V V RSM RSM PR,,, STOP_L,,, FRM_L,,, -0,,, TRY_L,,, PGNT- PRQ- PLK PIPM_L,,,, 0,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, 0,,,,,,,,,,,,,,, 0,,, PIRST_L,,,,,, INT-, INT-, INT-F,, INT-G,,, SMLK,,,, SMT,,,, RQ_L, K_L, INT-, PGNT- PLK PRQ-,,,,,,,,,,,,,,,,,, 0,,,,,,,,, -,,, SRR_L,,, PRR_L,,, PLOK_L,, VSL_L,,, IRY_L,,, -,,,,,,,,,,,,,,, -,,,,,,,,,,,, INT-, INT-H, INT-, INT-, Size ocument Number Rev ate: Sheet of T PI Slot & ustom Tuesday, February 0, 00 litegroup omputer Systems ISL= ISL= PI PI PI-INT: INT:INT INT:INT INT:INT INT:INTF RQ=PRQ# GNT=PGNT# INT:INTF INT:INT PI-INT: INT:INTG INT:INT GNT=PGNT# RQ=PRQ# R.K R.K R.K PI PI_ON. -V TK TO V V INT#[] INT#[] PRSNT#[] RSRV 0 PRSNT#[] RSRV LK RQ# V [] 0 [] [] [].V /#[] [] [] [] 0.V [] /#[] IRY#.V VSL# LOK# PRR# 0 SRR#.V.V /#[] [] [] [0] [] [].V [] [] [] V(I/O) K# 0 V V TRST# V TMS TI V INT#[] INT#[] V RSRV V(I/O) 0 RSRV.V_UX RST# V(I/O) GNT# PM# [0] 0.V [] [] [] ISL.V [] [0] 0 [] [].V FRM# TRY# STOP#.V RSRV 0 RSRV PR [].V [] [] [] /#[0].V [] [] [] [0] V(I/O) RQ# 0 V V 000U-V-O RN.K-PR.U R 0 00U-V-O PI PI_ON. -V TK TO V V INT#[] INT#[] PRSNT#[] RSRV 0 PRSNT#[] RSRV LK RQ# V [] 0 [] [] [].V /#[] [] [] [] 0.V [] /#[] IRY#.V VSL# LOK# PRR# 0 SRR#.V.V /#[] [] [] [0] [] [].V [] [] [] V(I/O) K# 0 V V TRST# V TMS TI V INT#[] INT#[] V RSRV V(I/O) 0 RSRV.V_UX RST# V(I/O) GNT# PM# [0] 0.V [] [] [] ISL.V [] [0] 0 [] [].V FRM# TRY# STOP#.V RSRV 0 RSRV PR [].V [] [] [] /#[0].V [] [] [] [0] V(I/O) RQ# 0 V V RN.K-PR RN.K-PR R0 0 0 P

28 ISL PIRST_L - PGNT- PR SMT SMLK PLK SRR_L - -0 ISL STOP_L INT-G PRQ- 0 K_L IRY_L PRR_L TRY_L PLOK_L INT-H FRM_L PIPM_L INT- VSL_L RQ_L INT-F -V V RSM SMLK,,,, SMT,,,, K_L,,,,,,,,,,,,,,,, 0,,,,,,,,, -,,, INT-F,, INT-H, PLK PRQ-,,,,,,,,,,,, -,,,,,,,,,,,,,,, -,,, IRY_L,,, VSL_L,,, PLOK_L,, PRR_L,,, SRR_L,,,,,, PGNT-,,, FRM_L,,,,,,,,, PIRST_L,,,,,, 0,,, TRY_L,,,,,, PR,,, STOP_L,,,,,,,,, 0,,, INT-G,,, RQ_L,,,, 0,,,,,,,,, INT-,,,,,,, PIPM_L,,,, -0,,,,,, Size ocument Number Rev ate: Sheet of T PI Slot Tuesday, February 0, 00 litegroup omputer Systems PI Top View SOT- ISL= RQ=PRQ# GNT=PGNT# PI-INT: INT:INT INT:INTF INT:INTG INT:INTH MP FIUIL HH MP FIUIL MP FIUIL M HOL- M HOL- MP FIUIL MP FIUIL MP FIUIL MP FIUIL MP FIUIL M HOL- MP FIUIL MP0 FIUIL MP FIUIL MP FIUIL M HOL- PI PI_ON. -V TK TO V V INT#[] INT#[] PRSNT#[] RSRV 0 PRSNT#[] RSRV LK RQ# V [] 0 [] [] [].V /#[] [] [] [] 0.V [] /#[] IRY#.V VSL# LOK# PRR# 0 SRR#.V.V /#[] [] [] [0] [] [].V [] [] [] V(I/O) K# 0 V V TRST# V TMS TI V INT#[] INT#[] V RSRV V(I/O) 0 RSRV.V_UX RST# V(I/O) GNT# PM# [0] 0.V [] [] [] ISL.V [] [0] 0 [] [].V FRM# TRY# STOP#.V RSRV 0 RSRV PR [].V [] [] [] /#[0].V [] [] [] [0] V(I/O) RQ# 0 V V MP FIUIL M HOL- MP FIUIL M HOL- M HOL- M HOL- M0 HOL- MP FIUIL M HOL- H NPTH R 0 H NPTH

29 INT- INT- INT- INT-F INT-G PIRST_L PLK PGNT- PRQ- PIPM_L PIPM_L FRM_L FRM_L IRY_L IRY_L TRY_L TRY_L VSL_L VSL_L STOP_L STOP_L PLOK_L PLOK_L PRR_L PRR_L SRR_L SRR_L PR PR K_L RQ_L K_L PRQ- - 0 ISL ISL 0 ISL0 ISL0 SMLK SMT SMLK SMT PLK PIRST_L INT- INT- INT-F RQ_L PGNT- -V -V V V RSM RSM PR,,, STOP_L,,, FRM_L,,, -0,,, TRY_L,,, PGNT- PRQ- PLK PIPM_L,,,, 0,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, 0,,,,,,,,,,,,,,, 0,,, PIRST_L,,,,,, INT-, INT-, INT-F,, INT-G,,, SMLK,,,, SMT,,,, RQ_L, K_L, INT-F,, PGNT- PLK PRQ-,,,,,,,,,,,,,,,,,, 0,,,,,,,,, -,,, SRR_L,,, PRR_L,,, PLOK_L,, VSL_L,,, IRY_L,,, -,,,,,,,,,,,,,,, -,,,,,,,,,,,, Size ocument Number Rev ate: Sheet of T PI Slot & ustom Tuesday, February 0, 00 litegroup omputer Systems PI PI R 0 R 0 PI PI_ON. -V TK TO V V INT#[] INT#[] PRSNT#[] RSRV 0 PRSNT#[] RSRV LK RQ# V [] 0 [] [] [].V /#[] [] [] [] 0.V [] /#[] IRY#.V VSL# LOK# PRR# 0 SRR#.V.V /#[] [] [] [0] [] [].V [] [] [] V(I/O) K# 0 V V TRST# V TMS TI V INT#[] INT#[] V RSRV V(I/O) 0 RSRV.V_UX RST# V(I/O) GNT# PM# [0] 0.V [] [] [] ISL.V [] [0] 0 [] [].V FRM# TRY# STOP#.V RSRV 0 RSRV PR [].V [] [] [] /#[0].V [] [] [] [0] V(I/O) RQ# 0 V V PI PI_ON. -V TK TO V V INT#[] INT#[] PRSNT#[] RSRV 0 PRSNT#[] RSRV LK RQ# V [] 0 [] [] [].V /#[] [] [] [] 0.V [] /#[] IRY#.V VSL# LOK# PRR# 0 SRR#.V.V /#[] [] [] [0] [] [].V [] [] [] V(I/O) K# 0 V V TRST# V TMS TI V INT#[] INT#[] V RSRV V(I/O) 0 RSRV.V_UX RST# V(I/O) GNT# PM# [0] 0.V [] [] [] ISL.V [] [0] 0 [] [].V FRM# TRY# STOP#.V RSRV 0 RSRV PR [].V [] [] [] /#[0].V [] [] [] [0] V(I/O) RQ# 0 V V

30 U is used for RTL00 application, U and Q are used for RTL0S() application. * 0 to are for U RTL0S()/RTL00 t RTL00 application, remove R and L,keep L0. t RTL0S application, remove L0 and R, keep L. t RTL0S application, remove L0, keep R and L. RSM V pins, such as,,,,, and 0. L V V V 00uF 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF VH V Q or U is used for RTL0S() application. The.V power can be supplied by external.v regulator, U. Or by internal regulator in RTL0S() and external JT, Q. t RTL00 application, Q and U must be removed. TRL TRL Q N0 V V L * and are for U RTL0S() VH pins, such as 0 and 0. L 0.uF 0.uF R uF t RTL00 application, keep L. t RTL0S() application, remove L. L VH V_P V * is for U RTL0S()/RTL00 pin. VL VL V R 0 N0 0 00uF V 0.uF If Q is used, remove R and keep R at RTL0S application, or remove R and keep R at RTL0S application. 0.uF 0.uF 0.uF 0 0.uF * to are for U RTL0S()/RTL00 VL pins, such as,,, and 0. TRL RTL Q TRL Q0 N0 V_ V_ V V 00uF 0 0.uF L 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF * to are for U RTL0S()/RTL00 V pins, such as,,,,,,, 0 and. If U0 is used, R and R can be set to.k and.k to have.v output power at RTL0S application, or set to and 0K and 0 to have.v output power at RTL0S application. Q or U0 is used for RTL0S() application. The V power can be supplied by external adjustable regulator, U0. Or by internal regulator in RTL0S() and external JT, Q. t RTL00 application, Q and U0 must be removed. litegroup omputer Systems Power T Size ocument Number Rev ate: Tuesday, February 0, 00 Sheet 0 of

31 T 0.0uF 0.0uF XTL 0.uF VL MI MI- VL TRL VH HS V_P MI MI- VL MI MI- VL ISOLT V INT-G V PIRST_L PILK PGNT-0 PRQ-0 T- 0 MI0 N MI0- MI0 0 N N 0 T- N PRQ-0 0 PIPM_L RQ SMLK,,,, PIPM_L SMLK,,,, V PM SMLK V uF VH VL V V_ V_P TRL R.- R.- VH VL V V_ V_P R.- TRL RXIN RXIN- TX TX- R.- N N0 MI uF KV/KV PL NR TH TRNSFORMR R R R R 0.uF VL V MI MI- MI- 0 Pulse-H00 GPL-00- Transformer R0 0-O MI T- T TT T- T MX- MX MT MX- MX N MT TT MI N MX- T- MI- Keep R at RTL0S T TT T- T TT 0 RO- N N MI0- MI MI- RO RO- MI0 MI0- V_ MI MI- V_ T T- V_ MI MI- V_ V_ 0.0uF RXT TXT 0.0uF R RO T N0 t RTL00 application, remove R, R, R, R,,,,, 0, and change value from.0uf to.uf.,,, R0 and R are only for RTL0S application. Remove R and keep R0 for default application. Keep R and remove R0 for low power consumption. For RTL00 and RTL0S applications, remove both R0 and R. R RJ XTL,,,,,, LNPLK [0..] 0 RST V RST V_ V LV TRL TRL - LG V HG XTL ISL V XTL XTL ISL XTL VH HV 0 PST 0 L0 V PST V 0 RTL0S()/00 L V 0 L V L V SK V SK V V 0 I/UX I 0 O - O 0 0 V FRM_L V 0 S FRM S 0 IRY_L LWK 0 0 V IRY 0 0 V 0 R R T N R 0-O R R 0 N 0.0uF R0 R R R 0.uF 0.0uF pf US RO MI0- VL MI MI- VL TRL VH HS HS- MI MI- VL MI MI- VL PST ISOLT V INT V RST LK GNT R R- RT T TT T- RX RXT RX- TX TXT TX- RO- N N T N0 NT Y MHz 0.uF 0.0uF pf 0 R value should be.k at RTL00 application, and.k at RTL0S() application. R,,, TRL INT-G PIRST_L PGNT-0 application. R 0 K R K,,,,,, [0..] 0 - R0 0 0 U MX MT MX- MX MT V 0 PST R 00 R.K S SK I/UX O PST 00 V V 0 PST 0 MN 0 V PST 0 V PR SRR SMT V PRR STOP VSL TRY PST LKRUN 0 V V -0 0 V V - PR SRR_L SMT PRR_L STOP_L VSL_L TRY_L RSM U S SK I O ORG T(.V) V [0..] IRY_L,,, FRM_L,,, -,,, V 0.uF -0,,, -,,, PR,,, SRR_L,,, SMT,,,, PRR_L,,, STOP_L,,, VSL_L,,, TRY_L,,, R is used only at RTL0S() application and only at is used..... litegroup omputer Systems 0 0.0uF 0.0uF RTL0S T Size ocument Number Rev ustom Tuesday, February 0, 00 ate: Sheet of

G31T-M3 Rev :1.0. ( P4 LGA775P Processor with DDR2 SDRAM Mainboard ) PDF Created with deskpdf PDF Writer - Trial ::

G31T-M3 Rev :1.0. ( P4 LGA775P Processor with DDR2 SDRAM Mainboard ) PDF Created with deskpdf PDF Writer - Trial :: T-M Rev :.0 PF reated with deskpf PF Writer - Trial :: http://www.docudesk.com SHEMTIS TLE: Page Index ------- ------------------------ 0 over Sheet System lock iagram P LP Part P LP Part P LP Part P LP

More information

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP.

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP. . NV.V 00PF 00PF 00PF 0.UF 0.UF 0.UF 0.UF 0UF 0UF 0 0.UF 0.UF.V TO- -pin package Semtech Z, Unisem US0 00 NV O- RG-PWR-IN.V@ /- 0mV 0UF 00PF 00PF 0 00PF 0UF 00PF 0UF 0 0.UF 0 00PF 0.UF 0 O0 U POWR SNS

More information

G31T-M7-GIGA_LAN Rev:1.0

G31T-M7-GIGA_LAN Rev:1.0 ( P LGP Processor with R SRM Mainboard ) GT-M-GIG_LN Rev:.0 Page of Schematic : Page Page Schematics Version History Table : ircuit Ver. P Ver. Total Page Modified Page(s) ate P0 over Sheet P0 System lock

More information

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103 core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S

More information

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_

More information

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10 I U N R 00K RSIN* RST S N.0u Y LK TP RP K L TP USY INT0 INT RISMINT P.0 P. P. P. P. P. P. RY OL RX0 TX0 T P.0 P. P. P. S* S* S* S* RROR* SLK U LKIN LKOUT LKOUT LKIN LKOUT OSOUT 0 OSOUT L L RSIN* L 0 0

More information

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D?

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D? L P.O. O X 0, N L R. PROROUH, ONRIO N KJ Y PHO N (0) FX (0) 0 WWW.RYSON. ate : Size : 000 File : OVRLL SHMI.Schoc Sheet : 0 of 0 Rev : rawn : 0.0 0K K 0K K 0K0 0K0 0K0 0K0 0K0 00K R K0 R K 0R??? 00N M?

More information

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Generated by Foxit PDF Creator Foxit Software   For evaluation only. I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software

More information

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT J KYP PWR J TX0\ RTIL RX0\ U V V NORTH V- NORTH/SH LM J RS V MIS XMIT LX00 XMIT LX00 RV MIS RV U SH V LM RN V V 0K J U LN 0 RX0\ 0 V TTRY LM Tx Out TX0\ Rx In Tx Out RTIL 0 Rx In U 0 V LM 0 PULS FOUSR-

More information

Intel 100MHz Pentium(R) II processor/440gx AGPset Dual-Processor Customer Reference Schematics

Intel 100MHz Pentium(R) II processor/440gx AGPset Dual-Processor Customer Reference Schematics Revision.0 Intel 00MHz Pentium(R) II processor/0gx GPset ual-processor ustomer Reference Schematics TITL PLTFORM OMPONNTS IVISION 00 PRIRI ITY R. FM- FOLSOM, 0 PG OVR SHT LOK IGRM SLOT ONNTOR,,, LK SYNTHSIZR

More information

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL UIO-OUT& U&.SH Sirius-Tx- +V-SY Sirius-Rx- -S -SL - S MU MU.SH M&M M&M.SH M ST M-SMETER E-PLL +V- +V- T-IN T-IN T-LK +V-STY +V-STY T-OUT ate: -Sep-00 Sheet of ile: :\aa\t. rawn y: RS-Tx RS-Rx R- STYUS

More information

SVS 5V & 3V. isplsi_2032lv

SVS 5V & 3V. isplsi_2032lv PU 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF FLSH.0uF.0uF.0uF 0.0uF ata uffer.0uf.0uf.0uf.0uf SVS V & V.0uF.0uF.0uF isplsi_0lv.0uf.0uf

More information

Version 300. CPU: Willamette/Northwood mpga-478b Processor

Version 300. CPU: Willamette/Northwood mpga-478b Processor MS- Version 00 NTL (R) rookdale- hipset Willamette/Northwood pin mp- Processor Schematics PU: Willamette/Northwood mp- Processor System rookdale- hipset: NTL MH (North ridge) NTL H (South ridge) On oard

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766 OMMON_H_V MT (LQFP) V emo oard for Sanyo Slim H PUH INX & PO, ST F, SVO & MPG - MT MMOY - SM, FLSH/POM VIO OUT UIO WM NM TYP VI igital V SUPPLY V igital.v MT FV Servo.V MT LO_V Laser iode.v F V PIKUP H

More information

MT9V128(SOC356) 63IBGA HB DEMO3 Card

MT9V128(SOC356) 63IBGA HB DEMO3 Card MT9V(SO) IG H MO ard Page escription Page lock iagram Pinout Sensor Power Supply VideoOut_lock_Reset xternal Interface Rev Who ate escription Rev 0.0 jwrede 0/0/0 ase Schematic for ustom esign Rev 0. aralex

More information

PA1A BLOCK DIAGRAM NWD/PRESCOTT / SPRINGDALE

PA1A BLOCK DIAGRAM NWD/PRESCOTT / SPRINGDALE P LOK IGRM NW/PRSOTT / SPRINGL /TT ONNTOR TT HRGR PG PG NW/PRSOTT Pins (Micro-FPG) PU Thermal Sensor PG locking K PG PU OR ISL PG, / MX PG PG R-SOIMM R-SOIMM Primary Master I - H PG HNNL R SRM.V, MHz.

More information

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector. R SPIF output Power LO R SPIF input x Flash POR PWM LE x R* Lightning() P x pin Type connector US pin For Lightning & P T QFN RE PLY H Sel T PLY x PM Ext. MU H Sel T RE x S NE OP R* Size ocument

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion

More information

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1. R * SPIF output x Power LO R * R R SPIF input x POR Flash PWM LE x PM00 Lightning() P 0x0 0pin Type connector US 0pin For Lightning & P T0 RE PLY0 PLY H Sel Stereo T0 PLY0 T0 0x PLY 0x PM00 R Ext. MU H

More information

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO

More information

Cover Sheet Block Diagram MAIN CLOCK GEN DDR CLOCK BUFFER mpga478-b INTEL CPU Sockets DDR SLOT DDR TERMINATOR SIS 961A SOUTH BRIDGE AC'97 CODEC

Cover Sheet Block Diagram MAIN CLOCK GEN DDR CLOCK BUFFER mpga478-b INTEL CPU Sockets DDR SLOT DDR TERMINATOR SIS 961A SOUTH BRIDGE AC'97 CODEC Last chematic Update ate: // M- VRION: I / HIPT Willamette/Northwood pin mp- Processor chematics over heet lock iagram MIN LOK N R LOK UFFR mp- INTL PU ockets - I / NORTH RI - PU: Willamette/Northwood

More information

GIGABYTE GA-6OXT Reference Schematics

GIGABYTE GA-6OXT Reference Schematics E GIGYTE G-OXT Reference Schematics Revision :.0 TITLE OVER SHEET INTEL PIII SOKET-0 GMH (INTEL EP ) SRM SOKET (IMM,IMM,IMM) GP SLOT IH (INTEL 0) LOK SYNTHESIZER PI SLOTS ( PI,PI,PI,PI,PI ) FWH ( SST SL00

More information

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown

More information

B1 AC V+ J2 120V J5V AC_HI -V_RLY A_ON +V DGND A_ON2 J1 230V uF/25V AC_LO J3 120V AC V- 2KPB06M DW G-S-290 R1 499R TE ND J ON

B1 AC V+ J2 120V J5V AC_HI -V_RLY A_ON +V DGND A_ON2 J1 230V uF/25V AC_LO J3 120V AC V- 2KPB06M DW G-S-290 R1 499R TE ND J ON 0 _HI _LO F J 0V J 0V J 0V T T-00-N V V- KP0M 00uF/V _ON V N JV J ON -V_LY _ON V N W-0---S-0 _ON N PW000-SFH P.O. OX 0, NL. PTOOUH, ONTIO N KJ Y PHON (0) - FX (0) -0 WWW.YSTON. LT 00 igital Power Supply

More information

MS Version 0A 06/21/2001 Update. CPU: Willamette/Northwood mpga-478b Processor. System Brookdale Chipset:

MS Version 0A 06/21/2001 Update. CPU: Willamette/Northwood mpga-478b Processor. System Brookdale Chipset: over lock iagram GPIO Spec. lock Y & T IE ONNETORS MS- Version // Update INTEL (R) rookdale hipset Willamette/Northwood pin mpg- Processor Schematics mpg- INTEL PU Sockets - INTEL rookdale MH -- North

More information

915GV-M7. ( P4 LGA775P Processor with DDR1 SDRAM Mainboard ) Rev: A. Page Title of Schematic : Schematics Version History Table :

915GV-M7. ( P4 LGA775P Processor with DDR1 SDRAM Mainboard ) Rev: A. Page Title of Schematic : Schematics Version History Table : chematics Version History Table : V-M Rev: ircuit Ver Ver Total age Modified age(s) ate 0/0/' 0 0 0 0//' 0 age of chematic : over heet ystem lock iagram L art L art L art L art L art lock enerator(k0)

More information

3V3 DECOUPLING DS90LV018A MCLKTON 4U7/10V +/-10% C196 +/-10% LCLK1IN+ NMCLKTON SK18 74LS123 MULTI +/-5% C N C94 10N

3V3 DECOUPLING DS90LV018A MCLKTON 4U7/10V +/-10% C196 +/-10% LCLK1IN+ NMCLKTON SK18 74LS123 MULTI +/-5% C N C94 10N 0 THIS RWG ONORMS TO.S. -T-0-00-0- U/0V +/-% 00N +/-0% 0N +/-0% U/0V +/-% 00N +/-0% 0 0N +/-0% R R 0R % P/0V +/-% K % U S YLLOW U 0 U U S0LV0 MLKTON /R S S R SK LS MULTI U/0V +/-% 00N +/-0% 0N +/-0% LLK+

More information

Cover Sheet Block Diagram. Clock Synthesizer. 462PGA Socket KT133(VT8363)---North Bridge. System Memory AGPPRO 4X SLOT PCI Connectors

Cover Sheet Block Diagram. Clock Synthesizer. 462PGA Socket KT133(VT8363)---North Bridge. System Memory AGPPRO 4X SLOT PCI Connectors // Update Version over Sheet lock iagram Page Size : "*." Layer: Stack:omponent/Gnd/Power/Solder MS- Micro-TX lock Synthesizer PG Socket KT(VT)---North ridge,,, mils trace impenence Ohms ielectric ~. Prepreq

More information

Am186CC and Am186CH POTS Line Card

Am186CC and Am186CH POTS Line Card RVISION HISTORY RV. T INITILS.0 // JSK m and mh POTS Line ard Reference esign NOT: The purpose of this design is to illustrate how to connect some of the M digital blocks together. It is not intended to

More information

Exhibit 2-9/30/15 Invoice Filing Page 1841 of Page 3660 Docket No

Exhibit 2-9/30/15 Invoice Filing Page 1841 of Page 3660 Docket No xhibit 2-9/3/15 Invie Filing Pge 1841 f Pge 366 Dket. 44498 F u v 7? u ' 1 L ffi s xs L. s 91 S'.e q ; t w W yn S. s t = p '1 F? 5! 4 ` p V -', {} f6 3 j v > ; gl. li -. " F LL tfi = g us J 3 y 4 @" V)

More information

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2 VUS R V_IN V TO.V SETION.V SI_RX SI_TX 0E R PINOUT HEK MINISM00F- Resettable Fuse F 00m WHITE 00nF U GN EN IN IN TPS PG nc OUT OUT 0k R 0.V 00nF Power_Good MIRO US IS INITE S ON TX RX 0.uF VUS TR RI GN

More information

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2 SEGMENT LE ISPLY R MUX MUX MUX MUX R nf SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ U R xt P P P P P P P P MX MX ss SL S P P P P P P P P nf S SEG_SL SEG_S SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_I_SL_

More information

845GV-M. ( P4 478P Processor with DDR SDRAM Mainboard ) Rev:1.1 PCB:15-???-?????? B0M:89-???-?????? Page Title of Schematic :

845GV-M. ( P4 478P Processor with DDR SDRAM Mainboard ) Rev:1.1 PCB:15-???-?????? B0M:89-???-?????? Page Title of Schematic : V-M chematics Version History Table : Job chematics esigner Layout ompany pproval ircuit Ver P Ver Total Page Modificatory Page ate 0 0 0 0 Page, Page ** eeing the version history in last pages ignature

More information

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode Reference Schematic for LN-SPI/SQI+GPIO Mode onfigurations SPI/SQI+GPIO Mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V JK_P JP V V L 0u/N F FUSE() FUSE E 0uF/V E. V L 0u/N V 00nF 00nF V, R 00K 00nF U MP IN EN SS OMP 0nF S SW F 0.nF R K SW L u R.K_% R 0K_% V E 0uF/V V,,, ST-V V 00nF.uF 00P SS W ST-V E 0uF/V E 00nF TO U

More information

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160 Service Service Service W-V0 0-0 Product Service Group udio Service Information lready published Service Informations: ORRTION TO SRVI MNUL elow are corrections to the circuit diagram parts list: OMI OR

More information

A L A BA M A L A W R E V IE W

A L A BA M A L A W R E V IE W A L A BA M A L A W R E V IE W Volume 52 Fall 2000 Number 1 B E F O R E D I S A B I L I T Y C I V I L R I G HT S : C I V I L W A R P E N S I O N S A N D TH E P O L I T I C S O F D I S A B I L I T Y I N

More information

BIOSTAR GROUP VER:6.7. uatx. 775 CPU, FSB1066, PCI-Ex16, PCI-Ex1,DDR-II* 2, 10/100 LAN,PCI*2

BIOSTAR GROUP VER:6.7. uatx. 775 CPU, FSB1066, PCI-Ex16, PCI-Ex1,DDR-II* 2, 10/100 LAN,PCI*2 TITL over She_ lock iagram General Spec. hange Lise omponent Size Processor North ridge South ridge lock Synthesizer) Sdram imms PI-x Slot Pci Slot PI-x Slot I onnectors TX Power & ypass P OM, PS, US,

More information

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES:

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R0 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V 0.uF U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V

More information

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0.

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0. 0 #E0 GPIOK #MWR #MR #FWE HOSI KEYI0 GPIO0 HOSO V V VREFI KEYI GPIO GPIO_ V KEYO GPIO #E OUTR MIIN VMI GPIO_0 #LON V #HOL 0 0 #E KEYO GPIO 0 KEYO0 GPIO GPIO_ GPIO_0 #MR #MWR V V V V TSEL #E #E0 V HOSI

More information

HF SuperPacker Pro 100W Amp Version 3

HF SuperPacker Pro 100W Amp Version 3 HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project

More information

GIGABYTE GA-8I848P Schematics

GIGABYTE GA-8I848P Schematics GIGYTE G-IP Schematics Revision.0 SHEET TITLE SHEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER SHEET OM & P MOIFY HISTORY LOK IGRM P_ P_ P_ SPRINGLE HOST SPRINGLE R SPRINGLE GP, HU, S, VG SPRINGLE PWR R, HNNEL R

More information

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History 0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00

More information

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1 isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty

More information

All use SMD component if possible

All use SMD component if possible R0 0K MF SW0 NEXT R0 0R LE0 STNY & POWER ON GN R0 SW0 PREV R 0 MF R 0 MF R 0K MF R0 K MF SW0 FF GN SNP OFF OR GN Q0 S Q0 S LE R k R k 00n R 0K MF M0 R0 K MF SW0 FR +V() Q0 R 0K MF GN R0 0 R 0 GN VF_on_off

More information

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used! JP RS_SELET V For max ROUT is low when RIN is disconnected enabling the MX (RS-) This will not work if MX is used! V On Front Panel -F (To Pg.) RS- RE_ RE_ RV_Y RV_Z 0.uF V U MXUK STR U- H G U MX 0 Y Z

More information

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST N Updata /N P. R.K R 00 R 00 R.K P_SL P_S V R K SF_E U PMVF00 E SO WP VSS V HOL SK SI SF_LK V 0.UF/V SF_E SF_LK P_SL P_S SL S V SL' S' SF_E SF_LK P_SL P_S SL S V SL' S' U T 0 V WP SL S SL' S' 0.UF/V R

More information

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES:

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V SHN 0

More information

PCI9054RDK-860 BLOCK DIAGRAM

PCI9054RDK-860 BLOCK DIAGRAM N HISTORY N NUMR T NOT xxx-xxx 0/0/. M signals added: R0, R, R, and R to include VFLS[:0] and FRZ to the M connector.. dded pull up to and : R, R, R, R, U, and U0. xxx-xxx 0//. SRM: added R MUX(U,U,U):

More information

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s A g la di ou s F. L. 462 E l ec tr on ic D ev el op me nt A i ng er A.W.S. 371 C. A. M. A l ex an de r 236 A d mi ni st ra ti on R. H. (M rs ) A n dr ew s P. V. 326 O p ti ca l Tr an sm is si on A p ps

More information

VIA Apollo ProMedia Board Schematics

VIA Apollo ProMedia Board Schematics VI pollo ProMedia oard Schematics 0TF TITLE SHEET No. OVER SHEET SOKET 0 PROESSOR, NORTH RIGE VT0/, SOUTH RIGE VT/, LOK SYNTHESIZER GTL+ US N PULL UP RESISTORS SRM IMM SLOTS / 0 PI SLOT & PI SLOT PI SLOT

More information

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE LX UGHTER RS TLE OF ONTENTS SL NO. ONTENTS PGE NO REV TLE OF ONTENTS VERSION HISTORY VERSION.0.. LOK IGRM URT-0 INTERFE N US INTERFE URT INTERFE PROFI US & SOFT IR INTERFE SOFT URTS REV NO. NTURE OF HNGE

More information

OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP

OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP MU ROOTIS / ORO MU_NRESET R_[0..] R_[0..] R_ R_ R_ R_ R_ R_0 R_0 R_ R_ R_ R_ R_ R_ OTG_S_VUS OTG_S_N OTG_S_P OTG_S_I OTG_S_O OTG_S_PWR OTG_S_I OTG_S_N OTG_S_P OTG_S_O OTG_S_VUS UT_USER UT_USER SW_USER

More information

MS-6524 SIS 645/650 CHIPSET Willamette/Northwood 478pin mpga-b Processor Schematics

MS-6524 SIS 645/650 CHIPSET Willamette/Northwood 478pin mpga-b Processor Schematics Last Schematic Update ate: // MS- SIS / HIPSET Willamette/Northwood pin mpg- Processor Schematics PU: Willamette/Northwood mpg- Processor System rookdale hipset: SIS / (North ridge) + (South ridge) On

More information

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31] V. V. V. V. PI_RX URT LK URT TX PI_RX _TS_EXPHR _RX_EXPHR _RX_EXPHR Uarts URT TS URT RTS URT TX URT RX PS LOK PS T PS LOK PS T URT TX URT RX URT TX URT RX V. V. Ethernet ETH RX[0:] ETH RXV ETH RXER ETH

More information

PCB NO. DM205A SOM-128-EX VER:0.6

PCB NO. DM205A SOM-128-EX VER:0.6 V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V

More information

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1. Project: ate Version Items V.0 RWN Y PORJET SIM800+SIM8M_VTS Reference ONTENT HEKE Y V.0 SHEET of 7 POWER POWER -0V F0 0 L0 VIN LO X0 SM0 SWRH07 uh T-PIN-X TVS0 Z0 + 0 VT U0 VZ=V,Pd=W SM7 00uF V GN VOUT

More information

Model Name: 8I945GMF. Revision 1.0

Model Name: 8I945GMF. Revision 1.0 Model Name: IGMF SHEET TITLE Revision.0 SHEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER SHEET LOK IGRM OM & P MOIFY HISTORY P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI GMH-LKEPORT_INT

More information

FX18 DDR0/DDR1. PCIe/SD/SPI/CONFIG

FX18 DDR0/DDR1. PCIe/SD/SPI/CONFIG ate: feb 0 Kiad... ev: V Size: Id: / Title: alatea ile: alatea.sch Sheet: / License: Y-S PowerSypply PowerSypply.sch X NK()/NK(X) 0/ PIe/S/SPI/ONI NK()/NK0(X)/TP P OUPLIN POW SUPPLY.sch 0_[0..] 0_[0..]

More information

F102 1/4 AMP +240 VDC SEE FIGURE 5-14 FILAMENT AND OVEN CKTS BLU J811 BREAK-IN TB103 TO S103 TRANSMITTER ASSOCIATED CAL OFF FUNCTION NOTE 2 STANDBY

F102 1/4 AMP +240 VDC SEE FIGURE 5-14 FILAMENT AND OVEN CKTS BLU J811 BREAK-IN TB103 TO S103 TRANSMITTER ASSOCIATED CAL OFF FUNCTION NOTE 2 STANDBY OWR OR F0 M NOT S0 RT OF FUNTI FL0 T0 OWR SULY SUSSIS T0 T0 WIR FOR 0 V OWR SULY SUSSIS T0 WIR FOR V 0 0 RT V0 RT V0. V RT V0 RT V0 NOT. V. V NOT +0 V 0 +0 V. V 0 FUNTI NOT L +0 V S FIUR - FILMNT N OVN

More information

PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0]

PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0] STTTW STTLKW POW[:0] PTW[:0] SYNHW PLKW Sheet_ STTTS STTLKS POS[:0] PTS[:0] SYNHS PLKS Sheet_ Spareates PLKS SYNHS PTS[:0] POS[:0] STTLKS STTTS MLKS MTS Sheet_ PLKW PLKS SYNHW SYNHS PTW[:0] PTS[:0] POW[:0]

More information

EUCLID SPB. Model Name: 8I945GME. Revision 1.0 REAR AUDIO JACK DISCRETE POWER VCORE PWM_ISL6556 ATX, OTHERS POWER RTL8110S/RTL8100C FRONT PANEL

EUCLID SPB. Model Name: 8I945GME. Revision 1.0 REAR AUDIO JACK DISCRETE POWER VCORE PWM_ISL6556 ATX, OTHERS POWER RTL8110S/RTL8100C FRONT PANEL SHEET 0 0 0 0 0 0 0 0 0 0 0 Model Name: IGME TITLE Revision.0 SHEET TITLE OVER SHEET LOK IGRM OM & P MOIFY HISTORY 0 P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI

More information

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page Intel Edison reakout Sept/0 V to V rick Power Supply V power supply and battery recharger SPI GPIO Intel Edison PWM I S URT 0 0" header US 0TG URT Level Shifter URT US FTI P P lient US Micro Type- lient

More information

Reference Schematic for LAN9252-HBI-Multiplexed Mode

Reference Schematic for LAN9252-HBI-Multiplexed Mode Reference Schematic for LN-HI-Multiplexed Mode onfigurations HI Multiplexed mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11 Table of ontents Notes lock iagram isplay and Tower onnectors MU & apacitive Touch kt Rev X X escription Revisions Initial Release ate -JUL- pproved hanged Power L colours-jul- Removed J and J dded J &

More information

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

XIO2213ZAY REFERENCE DESIGN

XIO2213ZAY REFERENCE DESIGN XIOZY REFERENE ESIGN XIOZY Reference Size ocument Number Rev ate: Wednesday, September, 00 Sheet of TP+ TP- TP+ TP- TPIS TP+ TP- TP+ TP- TPIS TP0+ TP0- TP0+ TP0- TPIS0 REFLK+ REFLK- V_ V_ V_ORE PLLV_ORE

More information

H-LCD700 Service Manual

H-LCD700 Service Manual H-L00 Service Manual FULT ESIPTION: SOUN onfirm the volume isn t in silent mode before check. heck I0 () plug has audio output or not Speaker damaged heck I0 has supply V or not heck power heck I0 () plug

More information

Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds.

Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds. lock iagram Ethernet PoE Level Translators SPI HNSHKE URT tmega U US ISP MHz User button Leds Wi-Fi Module U GPIO Headers micros US US Host MHz lock iagram Size ocument Number Rev Yun ate: Thursday, January,

More information

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT + 0 uf SM or LMMPX-J REG_V VIN VOUT + 0uF 0 0.uF U R 0.0K % J R.K % REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

H NT Z N RT L 0 4 n f lt r h v d lt n r n, h p l," "Fl d nd fl d " ( n l d n l tr l t nt r t t n t nt t nt n fr n nl, th t l n r tr t nt. r d n f d rd n t th nd r nt r d t n th t th n r lth h v b n f

More information

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0 Fiber LE RJ M RYSTL EEPROM SRM & FLSH POWER PWRJK Jumper for GPIOs URT Realtek Semiconductor orp. RTL(M)_FHG_V.0 Size ocument Number Rev lock diagram.0 ate: Tuesday, November, 00 Sheet of ,, /ISGPIOSTP

More information

3 Different test points used in design: TPx - Test point pad. TPHx - Through Hole Pad Large (for standard 0.1" header). Also used on IO Matrix (IOMx)

3 Different test points used in design: TPx - Test point pad. TPHx - Through Hole Pad Large (for standard 0.1 header). Also used on IO Matrix (IOMx) NXP VKIT-SZV Table of ontents 0 LOK IGRM N NOTS 0 I/O Headers 0 Power/MU 0 Peripherals 0 US/OSM Revisions Rev escription esigner ate X Initial raft 00 Release 0/0/ X hanged MU to SZV 0// U T I O N : This

More information

BF4 BLOCK DIAGRAM. Mobile P4 prescott or Celeron prescott. North Bridge: 852GME (Montara-GT) Sourth Bridge: ICH4-M. Clocking

BF4 BLOCK DIAGRAM. Mobile P4 prescott or Celeron prescott. North Bridge: 852GME (Montara-GT) Sourth Bridge: ICH4-M. Clocking F LOK IGRM PU OR V PG, POWR IRUIT PG.. TTRY HRGR PG Mobile P prescott or eleron prescott Pins (Micro-FPG) PG, PU Thermal Sensor PG locking K PG PS R-SOIMM PG R-SOIMM Primary I - H PG R SRM.V LVS L Panel

More information

PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D D r r. Pr d nt: n J n r f th r d t r v th tr t d rn z t n pr r f th n t d t t. n

PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D D r r. Pr d nt: n J n r f th r d t r v th tr t d rn z t n pr r f th n t d t t. n R P RT F TH PR D NT N N TR T F R N V R T F NN T V D 0 0 : R PR P R JT..P.. D 2 PR L 8 8 J PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D.. 20 00 D r r. Pr d nt: n J n r f th r d t r v th

More information

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115 PL ENOER OUNTER / PWM MOTOR ONTROL / GLUE LOGI PL YPSS PITORS LE0 LE LE LE ESTOP_U ESTOP_IRQ _USY _IN _OUT _/S _/S _OUT _IN _SLK 0.uF +.V 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF P0.[0:] [0:] 0 P0. P0. P0. P0.

More information

QUANTA COMPUTER INC.

QUANTA COMPUTER INC. QUNT OMPUTER IN. PGE ontent PGE ontent 0 0 0 T PGE OVER T LOK IGRM NW/PS (HOST US) NW/PS (POWER/N) MH (Host bus) MH (GP bus & HU I/F) GMH (PWR & GN) GMH R- & R- IH-M(PU,PI,IE) IH-M (US,HU,LP) IH-M(POWER&GN)

More information

LED_POWER_STAGE1 PWM GND ADJ LED- -12V R2 RA. LED Power Stage LED_POWER_STAGE2 PWM GND ADJ LED- -12V R4 RB. LED Power Stage LED_POWER_STAGE3

LED_POWER_STAGE1 PWM GND ADJ LED- -12V R2 RA. LED Power Stage LED_POWER_STAGE2 PWM GND ADJ LED- -12V R4 RB. LED Power Stage LED_POWER_STAGE3 MU THERMISTOR- MU LI_RX LI_TX LI_RX LI_TX MX_TX MX_RX MX_/RE MX_E MX_TX MX_RX MX_/RE MX_E MX_LI +.V_MU R 0K R 0K R R R R LE_POWER_STGE - Out GN J LE- -V LE Power Stage LE_POWER_STGE - Out GN J LE- -V LE

More information

Dec. 3rd Fall 2012 Dec. 31st Dec. 16th UVC International Jan 6th 2013 Dec. 22nd-Jan 6th VDP Cancun News

Dec. 3rd Fall 2012 Dec. 31st Dec. 16th UVC International Jan 6th 2013 Dec. 22nd-Jan 6th VDP Cancun News Fll 2012 C N P D V Lk Exii Aii Or Bifl Rr! Pri Dk W ri k fr r f rr. Ti iq fr ill fr r ri ir. Ii rlxi ill fl f ir rr r - i i ri r l ll! Or k i l rf fr r r i r x, ri ir i ir l. T i r r Cri r i l ill rr i

More information

VISE (MS-6715) Intel (R) Springdale (GMCH) + ICH5 Chipset Intel Northwood & Prescott mpga478b Processor

VISE (MS-6715) Intel (R) Springdale (GMCH) + ICH5 Chipset Intel Northwood & Prescott mpga478b Processor over Sheet lock iagram Revision History - ntel mpg PU - Signals ntel mpg PU - Power ntel Springdale - Host Signals ntel Springdale - Memory Signals ntel Springdale - GP & LT Signals ntel H - P & E & Signals

More information

C107 C108 C uF/10V Ta. 10uF/10V Ta. 100nF. 100nF. 100nF C106 C111 C110 VCC VCC AVCC (AD0)PA0 (AD1)PA1 (AD2)PA2 (AD3)PA3 (AD4)PA4 (AD5)PA5

C107 C108 C uF/10V Ta. 10uF/10V Ta. 100nF. 100nF. 100nF C106 C111 C110 VCC VCC AVCC (AD0)PA0 (AD1)PA1 (AD2)PA2 (AD3)PA3 (AD4)PA4 (AD5)PA5 ate: may 0 Kiad.... ize: Id: / RPIVR alarm v. File: rpialarm.sch heet: / pittnerovi.com P0 P P 0 P0 PI VR_ IRQ IRQ VR_ V R0 00k RFM_IRQ PWM LOOP LOOP0 comm comm.sch 00uF/.V R0 00k V VR_ K VR_ V V RT P0

More information

I M P O R T A N T S A F E T Y I N S T R U C T I O N S W h e n u s i n g t h i s e l e c t r o n i c d e v i c e, b a s i c p r e c a u t i o n s s h o

I M P O R T A N T S A F E T Y I N S T R U C T I O N S W h e n u s i n g t h i s e l e c t r o n i c d e v i c e, b a s i c p r e c a u t i o n s s h o I M P O R T A N T S A F E T Y I N S T R U C T I O N S W h e n u s i n g t h i s e l e c t r o n i c d e v i c e, b a s i c p r e c a u t i o n s s h o u l d a l w a y s b e t a k e n, i n c l u d f o l

More information

ADORO TE DEVOTE (Godhead Here in Hiding) te, stus bat mas, la te. in so non mor Je nunc. la in. tis. ne, su a. tum. tas: tur: tas: or: ni, ne, o:

ADORO TE DEVOTE (Godhead Here in Hiding) te, stus bat mas, la te. in so non mor Je nunc. la in. tis. ne, su a. tum. tas: tur: tas: or: ni, ne, o: R TE EVTE (dhd H Hdg) L / Mld Kbrd gú s v l m sl c m qu gs v nns V n P P rs l mul m d lud 7 súb Fí cón ví f f dó, cru gs,, j l f c r s m l qum t pr qud ct, us: ns,,,, cs, cut r l sns m / m fí hó sn sí

More information

[1,2,3,4,6] VBAT. Headset Battery [1] BAT-M VBAT_M [1,6] BAT_ON 10K R2002 [1] BAT_DET CS_N(VBAT-) VBAT- [1,6] J2003 BAT-4PIN-BM22-4P [1] VBAT_M

[1,2,3,4,6] VBAT. Headset Battery [1] BAT-M VBAT_M [1,6] BAT_ON 10K R2002 [1] BAT_DET CS_N(VBAT-) VBAT- [1,6] J2003 BAT-4PIN-BM22-4P [1] VBAT_M R00 R000 J00 MI-OS-T J000 MI-OS-T V T V T 0.u.V 0 J00 000 0.u.V R-00 MIIS0 MIIS0 [,,] [,] [,,,] [,] V0 V00 V0 p 00 00p 00 p 00 V0 VUS VIO T_HG_STT GPIO_HG_N 00 p 0 p 00 p 0 p 00p 0 00p 0 R0 R0 00K 0 LM0SN

More information

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B IS_IRQ V._0._0._0 O NOT IS_IRQ R K_0._0.0_0 J J.0_0 0 RV_RESET V RV_RESET V TP J IS TEST._0 TP V X [0..] [0..] GN GN -I/O H K RESRV V 0 IRQ V -V REQ -V U 0WS 0 0 V 0 -IO_HRY._0 GN -I/O H RY 0 -SMEMW EN

More information

0603/15p/10v L R/100MHz. 100nF/50V. 100nF/16V. 100nF/50V C105 C106 C108 C107 GND GND GND GND

0603/15p/10v L R/100MHz. 100nF/50V. 100nF/16V. 100nF/50V C105 C106 C108 C107 GND GND GND GND +V +V 00nF/0V 00nF/0V 00nF/0V 00R/00MHz.µF/0V 00nF/V 00nF/V 0K K n.b. 0k 0k 00/p/0v 00/p/0v MHZ-.X. 00nF/V 0R 0R µ/v MK0XVLK MK0XVLK 00nF/0V 00nF/0V µ/v 00R/00MHz 0R 0 0 0 L0 0 0 R0 R0 R0 R0 L0 L0 Y0 0

More information

Quickfilter Development Board, QF4A512 - DK

Quickfilter Development Board, QF4A512 - DK Quickfilter evelopment oard, QF - K nalog Inputs - U +.V +.V J N hannel J N hannel J N hannel J N hannel U +.V +.V U +.V U +.V Prototyping rea J J Optional +V External Power x Header 0." US onnector U

More information

U1-1 R5F72115D160FPV

U1-1 R5F72115D160FPV pf R NF_ X MHz, pf ON_XTL ON_EXTL R R NF_,,,, R NF_ R NF_ R R,,,, M M M_LK M_LK SEMn TI TMS TK TRSTn K R K R K R K R EXTL XTL M M M_LK M_LK TESTM SEMn TI TMS_WTX TK_WSK TRSTn_WRX U- RFFPV VREF VREFVSS

More information

Pupil / Class Record We can assume a word has been learned when it has been either tested or used correctly at least three times.

Pupil / Class Record We can assume a word has been learned when it has been either tested or used correctly at least three times. 2 Pupi / Css Rr W ssum wr hs b r wh i hs b ihr s r us rry s hr ims. Nm: D Bu: fr i bus brhr u firs hf hp hm s uh i iv iv my my mr muh m w ih w Tik r pp push pu sh shu sisr s sm h h hir hr hs im k w vry

More information

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT LTER YLONE III EP evelopment & Education OR SHEMTI ONTENT PGE TOP MEMORY OVER PGE, TOP SRM,FLSH 0 ~ 0 0 ~ 0 ISPLY VG, LE, SEGMENT 0 ~ 0 IN/OUT LOK, PS, RS, UTTON, SWITH, ONNETOR,S R 0 ~ FPG yclone II EP

More information

+18VL. 220uf 25V. 0.1u C10UF. 100k AGND LEFT_OUT_+VE R19 22R -18VL. C9 150pF +18VL LEFT_OUT_-VE R uf 25V 22R

+18VL. 220uf 25V. 0.1u C10UF. 100k AGND LEFT_OUT_+VE R19 22R -18VL. C9 150pF +18VL LEFT_OUT_-VE R uf 25V 22R RVIION ROR O NO: PPROV: T: VL LFT_IN_V Pt Q 0 Q R Q 0 R Q 0nf Q 0 N W R 0 00 0k Pt R 00 R R k R W R 00 0 00u W 00pf u R 00k N Q J u 0 Q Q 0 0.u 0UF 0uf V R 00k N R R LFT_OUT_V Notes: Use either Q/Q or

More information

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header esign Overview Page Power,Flash,Scard User switch,reset switch. Page Ethernet Page udio Page US Page JTG,OOTSW,LE,Header isclaimer: Schematic's are for reference only. provides no warranty for the use

More information

M13 M14 FQP FFP VC1 VC2 VC3 MIX ATNEXPOT ADSR1 BM-VCF FAH1 FAW1 H W ATNEXPOT LFO FAH2 FAW2 H W +10VR FFP BP FQP FAH1 FAW1 FAH2 FAW2 R2 100K M15

M13 M14 FQP FFP VC1 VC2 VC3 MIX ATNEXPOT ADSR1 BM-VCF FAH1 FAW1 H W ATNEXPOT LFO FAH2 FAW2 H W +10VR FFP BP FQP FAH1 FAW1 FAH2 FAW2 R2 100K M15 MP_ MP_ MIIV JP HEE JP V0 V V V S_0 S_ S_0 S_ MIILK STTSTOP ESET SMP_ SMP_ HEE JP 0V 0V 0V 0V 0V 0V 0V 0V HEE X 000 JP9 000 MII VP VP 9 0 POTSLE POTH POTL POTSLE POTSLE POTH POTL POTSLE 9 0 HEE X 000 HEE

More information

R14 T14 P14 T15 R15 H10 H11 H14 H16 H9 G12 G13 G15 G14 G11 G10 B16 B15 D10 B10 G9 F9 D9 A9 C9 B9 G8 F8 E8 D8 B8 C8

R14 T14 P14 T15 R15 H10 H11 H14 H16 H9 G12 G13 G15 G14 G11 G10 B16 B15 D10 B10 G9 F9 D9 A9 C9 B9 G8 F8 E8 D8 B8 C8 0 P00 P0 P0 P0 P0 P0 [] S [] SL [,] USRT0_RX [,] USRT0_TX P0 P P P P P P [,] USRT_RX [,] USRT_TX P P0 [,] LK [,] PWRL [,] L [,] L [,] L [,] L [,] L [,] L [,] L [,] L [,] SW R K K K K K K 0 0 L L M M M

More information

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N P REVISION REOR J SP88 0 - RE N_JK P 90-00_-POS TP # - Remove these components to stack north # - Populate these components to stack north Use k Resistors or adjust as needed Header - Molex 90-0 PITORS,

More information

46 D b r 4, 20 : p t n f r n b P l h tr p, pl t z r f r n. nd n th t n t d f t n th tr ht r t b f l n t, nd th ff r n b ttl t th r p rf l pp n nt n th

46 D b r 4, 20 : p t n f r n b P l h tr p, pl t z r f r n. nd n th t n t d f t n th tr ht r t b f l n t, nd th ff r n b ttl t th r p rf l pp n nt n th n r t d n 20 0 : T P bl D n, l d t z d http:.h th tr t. r pd l 46 D b r 4, 20 : p t n f r n b P l h tr p, pl t z r f r n. nd n th t n t d f t n th tr ht r t b f l n t, nd th ff r n b ttl t th r p rf l

More information

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5. Size FSM No. WG No. Rev of 9 Galen Street Floor M 0 US MP0EMO Schematic -- MU and Symbol V V P P P P P 9 P0 0 P P P P0 VE V REFYP V P PK P P P 9 P 0 P0 P P P V P P P P9 P P P0 P P 9 P 0 P P P9 P P P P

More information

~,. :'lr. H ~ j. l' ", ...,~l. 0 '" ~ bl '!; 1'1. :<! f'~.., I,," r: t,... r':l G. t r,. 1'1 [<, ."" f'" 1n. t.1 ~- n I'>' 1:1 , I. <1 ~'..

~,. :'lr. H ~ j. l' , ...,~l. 0 ' ~ bl '!; 1'1. :<! f'~.., I,, r: t,... r':l G. t r,. 1'1 [<, . f' 1n. t.1 ~- n I'>' 1:1 , I. <1 ~'.. ,, 'l t (.) :;,/.I I n ri' ' r l ' rt ( n :' (I : d! n t, :?rj I),.. fl.),. f!..,,., til, ID f-i... j I. 't' r' t II!:t () (l r El,, (fl lj J4 ([) f., () :. -,,.,.I :i l:'!, :I J.A.. t,.. p, - ' I I I

More information