G31T-M7-GIGA_LAN Rev:1.0

Size: px
Start display at page:

Download "G31T-M7-GIGA_LAN Rev:1.0"

Transcription

1 ( P LGP Processor with R SRM Mainboard ) GT-M-GIG_LN Rev:.0 Page of Schematic : Page Page Schematics Version History Table : ircuit Ver. P Ver. Total Page Modified Page(s) ate P0 over Sheet P0 System lock iagram P0 P LGP Part P0 P LGP Part P0 P LGP Part P0 P LGP Part P0 P LGP Part E P0 - LK LPRS P0 - T Power & Front Panel P0 - Vcore - RTL0 P - MIS - P - G(MH) HOST P - G(MH) PIE/MI/VG P - G(MH) MEMORY P - G(MH) POWER P - IMM/ (R SRM) P - PIE Slot P - IH MI/PIE/US/ST P - IH PI/SPI/OTHER P0 - IH POWER P - IE / PIE P - US/SPI/Rear IO P - PI Slot & P - LP_F/K/M P - I/O Ports P - PIE LN Le- P - UIO VT0(HIP) P - UIO VT0(PNEL) P - Power elivery hart P0 - Power Sequence Elitegroup omputer Systems over Sheet GT-M.0 Size ocument Number Rev ustom ate: Friday, July 0, 00 Sheet of 0

2 E EVIE PI PI ISEL INT# REQ# GNT# //E/F PREQ-0 PGNT-0 /E/F/G PREQ- PGNT- VORE POWER PWM VR (RT0) INTEL P Processor ore uo & Wolfdale LG pin LOK GEN:LPRS P : x 0 mm ; layers FS : 0MHz & Freq : MHz FS : 00MHz & Freq : 00MHz PIEx INTEL G W : R :00/MHz IMM: R Socket 0P 0pin F-G nalong isplay RM: 00MHz Resolutions Up To 0x@Hz US V.0 Up to Ultra T/00 INTEL IH pin EG W : G/s IMM : R Socket 0P Line in Line out Mic in US ports udio odec VT0 ST Pin ST pin ST Pin ST pin VG US ports IE 0pin W : 0M/s zalia I/F US ports One IE hannel Flash ios SPI LP bus Super I/O ITF pin PQFP PIEx W : : MHz PIE-LN PIE LN Le/L- PI Slot PI Slot USLN RJ Elitegroup omputer Systems System lock iagram GT-M.0 Size ocument Number Rev ate: Friday, July 0, 00 Sheet of 0 E

3 H_VPLL VQ PUGTLREF0 MH_GTLREF_PU 0 SEN 0 VSEN LG J OMP PUGTLREF0 IMPSEL LG E MH_GTLREF_PU H_PM_ SEN VSEN OMP PU 0 E E E H N N E E E E E F F F G0 J N N P V W Y K G M L M L K L M M N MSI0 MSI OMP H_VPLL PUVI0 PUVI PUVI PUVI PUVI PUVI PUVI PUVI VI_SELET H_VPLL PUVI0 0 PUVI 0 PUVI 0 PUVI 0 PUVI 0 PUVI 0 PUVI 0 PUVI 0 VI_SELET 0 0U-0-O TESTHI0 TESTHI_ L F00-0 U-0 R -0 R -0 V_FS_VTT H_0 H_ H_ H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ H_RS0_L H_RS_L H_RS_L H_0 H_ H_ H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ H_RS0_L H_RS_L H_RS_L 0 0 G F F E E0 0 F F E G F G F G G E E G G F F E E F0 E F G E G 0 F RS0 RS RS RESERVE0 RESERVE RESERVE RESERVE RESERVE RESERVE RESERVE RESERVE RESERVE RESERVE0 RESERVE RESERVE RESERVE RESERVE RESERVE RESERVE RESERVE RESERVE RESERVE RESERVE0 RESERVE RESERVE RESERVE RESERVE RESERVE RESERVE RESERVE0 RESERVE RESERVE RESERVE RESERVE RESERVE VI0 VI VI VI VI VI VI VI VI_SELET PM0 PM PM PM PM PM P0 P P P REQ0 REQ REQ REQ REQ SKTO TESTH0 TESTH TESTH TESTH TESTH TESTH TESTH TESTH TESTH TESTH TESTH0 TESTH TESTH L P M L M R T U T U U V V W W Y Y F F G G G H H J J J J G F G J H H J K J M K J E F W F G G G G F G G H P W H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ H_ H_ H_PM0 H_PM H_PM H_PM H_PM H_PM H_REQ0 H_REQ H_REQ H_REQ H_REQ TESTHI0 TESTHI TESTHI_ H_PM_ H_PM_ TESTHI0 TESTHI TESTHI H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ H_ H_ H_REQ0 H_REQ H_REQ H_REQ H_REQ TESTHI H_TRST_L H_TO H_TK H_TI H_TMS H_IERR_L OMP OMP OMP H_PM_0, H_REQ0_L PU_SLP_L LG OMP OMP0 OMP VI_SELET PUVI0 PUVI PUVI PUVI PUVI PUVI PUVI PUVI H_PM0 H_PM H_PM H_PM H_TRST_L H_PM H_TO H_TK H_PM H_TI H_TMS H_IERR_L OMP TESTHI MSI TESTHI MSI0 OMP OMP OMP H_PM_ H_PM_ H_PM_0 H_REQ0_L TESTHI H_PM_ PU_SLP_L TESTHI0 LG E LG LG J OMP IMPSEL OMP OMP0 OMP H_PM_0 OMP R 0-0 RN 0-PR RN 0-PR RN -PR RN RN -PR -PR RN0 -PR RN -PR RN -PR RN -PR R K-0-O R0 K-0-O R K-0-O ER.--0 R -0 R.--0 ER.--0 ER.--0 ER 0-0-O R.--0 VTT_OUT_R VTT_OUT_R VTT_OUT_L 0.U-0-O VTT_OUT_L.U-0-O OOTSELET Y LG-P-S Elitegroup omputer Systems P LGP Part GT-M.0 Size ocument Number Rev ustom ate: Friday, July 0, 00 Sheet of 0

4 PUGTLREF ER --0 VTT_OUT_R R 0P M ER U U-0 PUGTLREF0 PUGTLREF0 0P-0 M U-0-O ER O ER --0-O.0U-0-O VTT_OUT_R GTLREF= 0. * VTT = 0.V GTLREF GENERTION IRUITS V_FS_VTT PU H H H L IN-0U-0 K_PU_H K_PU_L OMP0 OMP OMP OMP OMP OMP H_I0 H_I H_I H_I H STN0 H STN H STN H STN H STP0 H STP H STP H STP E 00U-E K_PU_H K_PU_L OMP0 OMP OMP OMP OMP OMP H_I0 H_I H_I H_I H STN0 H STN H STN H STN H STP0 H STP H STP H STP F G K J T G R J T G 0 G G0 E G VIOPLL V LK0 LK ITPLK0 ITPLK OMP0 OMP OMP OMP OMP OMP I0 I I I STN0 STN STN STN STP0 STP STP STP GTLREF_SEL GTLREF GTLREF0 0M S ST0 ST INIT NR PRI R0 R SY EFER RY ERY FERR/PE HIT HITM IERR IGNNE INIT LOK MERR P_REQ PROHOT PWRGOO RESET RSP SLP SMI STPLK TRY TRST K R G F G F R E N P G L N G H L P M E G 0M_L H_S_L H ST0 H ST H_NR_L H_PRI_L H_REQ0_L HWRST_L H_SY_L H_EFER_L H_RY_L PUGTLREF FERR_L H_HIT_L H_HITM_L H_IERR_L IGNNE_L HINIT_L H_LOK_L PEI PROHOT_L H_PUPWRG H_PURST_L PU_SLP_L SMI_L STPLK_L H_TRY_L H_TRST_L 0M_L H_S_L H ST0 H ST H_NR_L H_PRI_L H_REQ0_L, HWRST_L,, H_SY_L H_EFER_L H_RY_L FERR_L H_HIT_L H_HITM_L H_IERR_L IGNNE_L HINIT_L H_LOK_L PEI H_PUPWRG H_PURST_L PU_SLP_L SMI_L STPLK_L H_TRY_L H_TRST_L H_PUPWRG H_PURST_L H_FSSEL0 H_FSSEL H_FSSEL R P-0-O R -0 P-0-O R0 0-0 R 0-0 R 0-0 VTT_OUT_L V_FS_VTT V_FS_VTT INTR NMI INTR NMI K L V LINT0 LINT LL_I0 LL_I THERM THERM THERMTRIP L K M PU_THERM THRMN THERMTRIP_L PU_THERM THRMN THERMTRIP_L PROHOT_L ER 0-0 VTT_OUT_R H_TK H_TI H_TO H_TMS H_TK H_TI H_TO H_TMS E F TK TI TO TMS SEL0 SEL SEL G H0 G0 H_FSSEL0 H_FSSEL H_FSSEL H_FSSEL0, H_FSSEL, H_FSSEL, PU_THERM 000P-0-O THRMN N N VSENSE SENSE P0 P U U IT U IT U STP STP TP TP LG-P-S Elitegroup omputer Systems P LGP Part GT-M.0 Size ocument Number Rev ustom ate: Friday, July 0, 00 Sheet of 0

5 VP VP Size ocument Number Rev ate: Sheet of GT-M.0 P LGP Part Elitegroup omputer Systems 0 Friday, July 0, 00 ustom Size ocument Number Rev ate: Sheet of GT-M.0 P LGP Part Elitegroup omputer Systems 0 Friday, July 0, 00 ustom Size ocument Number Rev ate: Sheet of GT-M.0 P LGP Part Elitegroup omputer Systems 0 Friday, July 0, 00 ustom PU LG-P-S PU LG-P-S V0 V V V V V V V V V 0 V0 V V V V V V V V 0 V V0 E V E V E V E V E V E V E V E V E V E V0 F V F V F V F V F V F V F V F V F V F V0 G V G V G V G V G V G V G V G V G V G V0 G V G V G V G0 V G V G V H V H V H V H V0 H V H V H V H V H V H V H V H V H V H0 V0 H V H V J V J V J V J V J V J V J V J V0 J V J V J V J V K V K V K V K V K V K V0 K V K V K V K V K V K V L V L V L V L V00 L V0 L V0 L V0 L V0 L V0 L V0 L V0 L0 V0 L V0 L V0 M V M V M V M V M V M V M V M V M V M V0 M V M0 V M V M V N V N V N V N V N V N V0 N V N V N V N V N V N0 V N V N V J0 V J V0 J V J V J V J V J V J V J0 V J V J V J V0 J V J V J V J V J V J V J0 V J V J V K V0 K V K V K V K V K V K V K0 V K V L V M V0 M V M V M V M V M V M V M0 V M V N V N V0 N V N V N V N V N V N0 V N V P V R V T V0 T V T V T V T V T V T V T0 V T V U V U V00 U V0 U V0 U V0 U V0 U V0 U0 V0 U V0 V V0 W V0 W V0 W V W V W V W V W V W0 V W V Y V Y V Y V0 Y V Y V Y V Y V Y0 V Y

6 LG H_PM_0 TESTHI H_PM_0 LG Size ocument Number Rev ate: Sheet of GT-M.0 P LGP Part Elitegroup omputer Systems 0 Friday, July 0, 00 ustom Size ocument Number Rev ate: Sheet of GT-M.0 P LGP Part Elitegroup omputer Systems 0 Friday, July 0, 00 ustom Size ocument Number Rev ate: Sheet of GT-M.0 P LGP Part Elitegroup omputer Systems 0 Friday, July 0, 00 ustom FOR ONORE PU FOR ONORE PU STP TP STP TP PU LG-P-S PU LG-P-S E0 E E E E E0 0 E E E E E E E0 E E F0 0 F F F F0 F F E E0 E E E E 0 E E F0 F F F F F F G 0 H0 H H H H H H H H0 H 00 H 0 H 0 H 0 H 0 H 0 H 0 H 0 H 0 H 0 H H H J J K K K L L 0 L L L L L L L0 L L M 0 M N N N P P P P P P 0 P P0 P P R R R R R R 0 R R R0 R R T T T U U 0 V F F F F 0 F F F0 F F G0 G G G G0 0 G G G H H0 H H H H0 H 0 H H H H J0 J J J J0 J 0 J J J J J0 J J K0 K K 00 K 0 K 0 K0 0 K 0 K 0 K 0 K 0 K 0 K0 0 K 0 K L0 L L L L0 L L L L 0 L L M M0 M M M M0 M M 0 M M M N N0 N N N N 0 N0 N N N N E E E V V V V V V V V0 V 0 V W W Y Y Y STP TP STP TP

7 VP * Placement : Put that Ps x in the processor cavity M 0U-0 M 0U-0 M 0U-0 M 0U-0-O M 0U-0 M0 0U-0 M 0U-0 M 0U-0 M 0U-0-O M 0U-0-O M 0U-0-O M0 0U-0-O * Placement : Put that Ps x on solder side VTT_OUT_R PUE LG-P-S VP V_FS_VTT M 0U-0 M 0U-0-O M 0U-0 P N S 00U-V-M-O P N S 00U-V-M-O VTT_OUT_R VTT_OUT_L VTT_SEL 0, VTT_PWRG VTT_OUT_R VTT_OUT_L VTT_SEL VTT_PWRG R0 0-0 J F M VTT_OUT_RIGHT VTT_OUT_LEFT VTT_SEL VTTPWRG VTT0 VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT0 VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT0 VTT VTT VTT V 不上件 IP HEER -O UPON Layer Layer 00 : trace width mil 0 ohm Trace Length 0 mils Spacing:.clearance to itself 0//0(S:W:S).clearance to other signal W Elitegroup omputer Systems P LGP Part E GT-M.0 Size ocument Number Rev ustom ate: Friday, July 0, 00 Sheet of 0

8 V R K-0 V L V_ VS VP R 0K-0 R 0K-0 M U E Q0 N0-S E P_L Q N0-S F0-0 M 0U-0-O.U-0.U-0.0U-0.0U-0-O K_MH_H K_MH_L K_PU_H K_PU_L V_LK M 0U-0 P_L 0.U-0 RN.0U-0 P-0 -PR.0U-0-O P-0 -.M LK V_PI- V_PI- PIF_0 V_REF FS_/PIF_ FS_/PIF_ 0 V_ SEL_#MHZ US_ V_PI-E- V_PI-E- V_SR V_PU V_ PI_0 PI_ PI_ PI_ VTT_PWRG#/P PI_ PI_ RST# IN PIE_0 PIE_0# OUT PIE_ PIE_# PIE_ PU_0 PIE_# PU_0# SR 0 PU_ SR# PU_# FS_ FS M_L M_0 PI_0 PI_ RN -PR K_P_M_SIO K_P_M_IH K_M_SIO K_US_M_IH OG_RST_L K_PE_00M_PORT_H K_PE_00M_PORT_L K_PE_00M_IH_H K_PE_00M_IH_L K_PE_00M_MH_H K_PE_00M_MH_L K_00M_ST_H K_00M_ST_L K_P_M_SIO K_P_M_IH K_M_SIO K_US_M_IH HWRST_L,, K_PE_00M_PORT_H K_PE_00M_PORT_L K_PE_00M_IH_H K_PE_00M_IH_L K_PE_00M_MH_H K_PE_00M_MH_L K_00M_ST_H K_00M_ST_L PLK PLK K_P_M_SIO K_P_M_IH K_M_IH K_US_M_IH K_M_SIO 0P-0-O 0P-0-O 0P-0-O 0P-0-O 0P-0-O 0P-0-O 0P-0-O,,,, SMLK,,,, SMT SMLK SMT 0 SLK ST _PI _PI PI-E- _PI-E- _SR PU _REF PIE_# PIE_ PIE_# PIE_ OT T_0 OT 0# REF_ FS_/REF_0 IREF 0 0 K_PE_00M_PORT_L_ K_PE_00M_PORT_H_ REF FS_ IREF R 0-0-O M_OTLK_H M_OTLK_L V_LK K_PE_00M_LN_L K_PE_00M_LN_H K_PE_00M_PORT_L_ K_PE_00M_PORT_H_ M_OTLK_H M_OTLK_L ISLPRSFLFS SEL TLE 0 PS FREQENY REF PI_0 PI_ RN0 -PR K_M_IH PLK PLK K_M_IH PLK PLK 0 0 MHZ () MHZ (00) FS_ FS_ FS_ RN 0K-PRH_FSSEL H_FSSEL0 H_FSSEL H_FSSEL, H_FSSEL0, H_FSSEL, MHZ (0) Swap PIE and ST clock hange IH clk to pin Elitegroup omputer Systems LK LPRS GT-M.0 Size ocument Number Rev ustom ate: Friday, July 0, 00 Sheet of 0

9 V V -V V VS V V VSTR,, STLE IELE HWRST_L R 0-0 T-S HLEP HLE HWRST_L F_PNEL Key H-P0E- FRONT_SIE GLE GLE0 PWRSW R PWRSW PS_ON_L PS_ON_L.U-0 TPOK VS VS GLE GLE0 R 0K-0 V V V_POWER LE LE LE0 LE0 GLE(pin)(-SUS_LE) Y _ON LE0(PIN) 0 G GLE0(pin)(-PLE) S0 S S S 0 V VS LE(PIN) GLE0(PIN) GLE(PIN) LE STTE OFF Green G-blink Y-blink OFF V V SPKR V R 00-0 SPK Q N0-S FNPWM E 0U-E-O R.K-0 V FNPWM / V M.U-0-O FN FN V R 0K-0 0P-0-O RN 0-PR 0P-0-O T_POWER.V.V -V.V PS_ON V V 0 -V PWROK V UV V V 0 V V P_ET T-PW-PR 0.U-0 TPOK.U-0-O R0 0K-0 Q N0-S E E Q N0-S 0.U-0 0.U-0-O 0.U-0.U-0-O 0.U-0-O TV T-PW-PR 00.U-0 0.U-0.U-0-O R K-0 E SPK H-PE- R 00-0 R.K-0 R0 K-0 P N N-S-O PU_FN V SENSE ONTROL H-P-W M.U-0-O R.K-0-O R K-0-O R 0K-0-O P N N-S-O SYS_FN V SENSE H-P-W Elitegroup omputer Systems T Power & Front Panel GT-M.0 Size ocument Number Rev ustom ate: Friday, July 0, 00 Sheet of 0

10 0. 00P-0-O R R 0-0 R.K-0 P-0 R.K-0 E 0U-L VSEN T_J R 0K-0 R VIN V V_POWER PUVI PUVI PUVI PUVI PUVI PUVI PUVI PUVI0 VI_SELET VRM_PWRG U-0 R 0K-0 R 0K-0 V. K-0 00P-0 R.0U R.K-0 VI VI VI VI VI VI VI VI 0 0 VI_SEL V V J RT IM IOUT SS OMP F PWM PWM PWM PWM PWM PWM PWM RT0 EN/VTT VR_HOT VR_FN PWRG FRTN OFS HOT_SET FN_SET TSEN 0 PWM PWM 0 ISN 0 ISN ISN ISP ISP ISP ISP ISP U RT0PQVS R.K--0 VRM_PG V PWM T_SEN R 0K R 0K R 0 R 00 R 0K R 0 R 0 0 U-V-0 R0 0 N Phase_ P N-S R0 0-0-O R 0 VP 0 U-V-0 Phase_ R 0-0-O V_POWER R 0 0 N P N-S.U-0 Vcore_SN 0.U-0 Vcore_SN Vcore_SN 0 U-V-0 R 0-0-O R 0 Phase_ PWM PWM PWM U0 RT0PQVS UG OOT PWMIN PWMIN PHSE PV PWMIN UG 0 OOT OOT UG PHSE PV LG LG 0 TS LG PV PHSE V N P V_POWER R 0 0.U-0 N-S 00.U-0 G G Q0 MN-MS S S G Q G S S MN-MS Q MN-MS VIN Q MN-MS Phase_ L PIN-.u- R Vcore_SN 0.0U-0 Phase_ L PIN-.u- R.0U-0 Vcore_SN VP E 0U-L-O E 0U-L E 0U-.-OS-J E 0U-.-OS-J E 0U-L-O, VTT_PWRG R 0K-0 R0.K-0.U-0 R0 VS VIN R 0-0-O V P N N-S U-0 0 G S Q MN-MS Vcore_SN Phase_ L PIN-.u- R K-0 0.U-0 R 0 V_POWER Q G MN-MS S R T_J.0U-0 RT NT-0K- SEN R 00-0 V_POWER LL RK-0.U VIN E0 E E 0U--OS 0U--OS 0U--OS Elitegroup omputer Systems VORE - GT-M.0 Size ocument Number Rev Friday, July 0, 00 ate: Sheet of 0 0

11 VS U VS RSMV I IN OUT O 0 ER J 00-0 E 00U-E J0-S 0 Vo=.(Rb/Rt) ER --0,0 VTT_PWRG.U-0-O V_ V R 0 V R 0-O T-S V LL F- VIN_VQ co-lay (00-0u)(0) V_ M U VREF_0V V ER 0-0 VREF.V -S R ER0.0K--0 VREF_0V V V V_ 0.U-0 U V 0 PGOO RV FL N N N F RTPSS OOT.U-0 UGTE PHSE OPS LGTE R. UG_VQG PHSE_VQ ER0 K-0 R0. LG_VQG S S R.0U-0 V_ S.U-0-O ER K--0 R K-0 ER.K--0 E 000U-.L VREF_0V (VQ.V/.) V _VSTR VTT_SEL High:.V(onroe) LOW:.V(Wolfdale) V VS V VS VSTR ER --0 R 0K-0 S.U-0-O VS VS E R 0K-0 Q N0-S VS U VSTR ER 0K-0.U-0 U OMP/OSET V 0 T-S OOT UGTE.U-0 R0. Q NNSO-S PHSE_VSTR LL F- VIN_VSTR _VSTR _VSTR V R 0K-0 V F PHSE LGTE RTPSS VOUT= 0.V(Rt / Rb) R. 0.U-0 VS ER 0K--0 _VSTR R U K-0 G - S V_FS_VTT Q0 P0LG-S E 000U-.L E0 000U-.L U-0-O.U-0-O S Q MN-MS G ER 0--0 ER.K--0 Q MN-MS Q MN-MS E 000U-.L L K-.0U ER 0--0 ER --0.U-0-O M 0U-0-O E 000U-.L R K-0 E Q N0-S - U OP-S ER G Q P0LG-S VQ E 000U-.L R 0K-0 T-S E 000U-.L L K-.0U G P S G N S NPSO-S ER --0 Q NNSO-S R.0U-0 VTT_R U VIN REFEN VOUT Vcntl Vcntl Vcntl Vcntl ST VS R 0K-0 E Q N0-S ER M0.U-0-O.U-0 E 000U-.L ER 0K--0.U-0-O.U-0-O P-S Elitegroup omputer Systems MIS - GT-M.0 Size ocument Number Rev ustom ate: Friday, July 0, 00 Sheet of 0

12 V_FS_VTT H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ H_ H_ H_REQ0 H_REQ H_REQ H_REQ H_REQ H ST0 H ST H STP0 H STN0 H_I0 H STP H STN H_I H STP H STN H_I H STP H STN H_I H_S_L H_TRY_L H_RY_L H_EFER_L H_HITM_L H_HIT_L H_LOK_L, H_REQ0_L H_NR_L H_PRI_L H_SY_L H_RS0_L H_RS_L H_RS_L H_PURST_L ER.--0 ER.--0 H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ H_ H_ H_REQ0 H_REQ H_REQ H_REQ H_REQ H ST0 H ST H STP0 H STN0 H_I0 H STP H STN H_I H STP H STN H_I H STP H STN H_I H_S_L H_TRY_L H_RY_L H_EFER_L H_HITM_L H_HIT_L H_LOK_L H_REQ0_L H_NR_L H_PRI_L H_SY_L H_RS0_L H_RS_L H_RS_L H_PURST_L HROMP HSOMP.P-0-O N J H# L H# J0 H# L H# L H# K H# N H# N H0# M H# N H# M H# R H# N H# N H# U H# N H# R H# P H0# R H# V H# R H# U H# U H# R H# V H# V H# Y H# V H0# V H# Y H# Y H# Y H# H# F0 HREQ0# L HREQ# L HREQ# G HREQ# J HREQ# M HST0# U HST# L0 HSTP0# M HSTN0# M0 HINV0# G HSTP# H HSTN# J HINV# G HSTP# H HSTN# G HINV# HSTP# HSTN# E HINV# W0 HS# Y0 HTRY# W HRY# T HEFER# Y HHITM# U HHIT# V HLOK# HREQ0# W HNR# G HPRI# U0 HSY# U HRS0# HRS# U HRS# HPURST# G 0(GMH) UMH FS H0# R0 H# P H# R H# N0 H# R H# M H# N H# N H# L H# J H0# L H# J H# K H# G0 H# F H# F H# H# H# F H# G H0# E H# E H# E H# H# H# G H# H# F H# E H# K H0# H H# H# J H# F H# M H# E H# K H# G H# K H# F H0# J H# F H# L H# K H# H H# L H# J H# M H# H# H0# E H# H# H# 0 H# H# 0 H# H# H# H# H0# H# H# H# HSWING HROMP HSOMP HSOMP# HVREF HVREF HLKP R HLKN U OF V_FS_VTT H_0 H_ H_ H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ HSWING HROMP HSOMP HSOMP MH_GTLREF K_MH_H K_MH_L ER 0--0 IVIER Resistors NER VTT HSWING W/S =0/ mils HSWING S/ (/*VTT /- %) H_0 H_ H_ H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ H_ H_ H_ H_ H_ H_ H_0 H_ H_ H_ K_MH_H K_MH_L ER ER.--0 HSWING.0U-0 V_FS_VTT _VSTR V_.U-0-O.U-0 V F F00-0.U-0 HK(0) H-UTYPE-P.U-0-O.U-0 F 0-0 V_ M.U-0-O co-lay (00-0u)(0) U-0.U-0 S 0U-0-O M0 U- V_PIE M 0U-0-O.U-0 VQ.V 正面 N(0) F F00-0 V_RT F HK(0) H-UTYPE-P M 0U-0-O.U-0 VQ_RT.U-0-O MH Heatsink HS-INTEL-LH-S M.U-0 V_FS_VTT NI P VTT_ P VTT_ P VTT_ P VTT_ P VTT_ N VTT_ N VTT_ N VTT_ N VTT_ M VTT_0 M VTT_ M VTT_ L VTT_ L VTT_ K VTT_ K VTT_ J VTT_ J VTT_ H VTT_ H VTT_0 G VTT_ G VTT_ G VTT_ F VTT_ F VTT_ F VTT_ E VTT_ E VTT_ E VTT_ E VTT_0 VTT_ VTT_ VTT_ 0 VTT_ VTT_ VTT_ 0 VTT_ VTT_ VTT_ VTT_0 0 VTT_ VTT_ R VTT_ R _VSTR VTT_ R VTT_ R VTT_ VSM_ VSM_ 0 VSM_ VSM_ VSM_ VSM_ VSM_ VSM_ VSM_ VSM_0 VSM_ VSM_ VSM_ 0 VSM_ VSM_ VSM_ VSM_ Y VSM_ W VSM_ W0 V_PIE VSM_0 V VSM_ V VSM_ V_EP_ 0 V_EP_ V_EP_ V_EP_ V_EP_ V_EP_ V_EP_ V_EP_ V_EP_ V_EP_0 V_EP_ V_EP_ V_EP_ E V_ V_EP_ E V_EP_ E V_EP_ V V V_RT V_EP VQ_RT V_RT VQ_RT _ POWER V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_00 V_0 V_0 V_0 V_0 V_0 V_0 V_0 V_0 V_0 V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_SMLK_ V_SMLK_ V_SMLK_ V_SMLK_ V_SMLK_ V_ L L L L L0 L L L K0 K K J G F J0 J J G0 G G G F0 F F 0 0 L L L0 L L L L L L L L K K K K K0 K K K K K K J Y J J J J J0 J J J J 0 Y0 Y V0 V U U L K L L V_KR Y V_FS_VTT ER.--0 HSOMP.P-0-O OMP SIGNL TERMINTION V_FS_VTT PS LOSE TO MH W/S =/ mils GTLREF = 0. * VTT = 0.V ER ER R0 0-0-O MH_GTLREF_PU.U-0 MH_GTLREF 0P-0-O MH_GTLREF_PU _VSTR F F00-0.U-0 V_KR M.U-0-O RESERVE_ L RESERVE_ J OF G 0(GMH) Elitegroup omputer Systems G(MH) HOST GT-M.0 Size ocument Number Rev ustom ate: Friday, July 0, 00 Sheet of 0

13 EP RP_0 EP RN_0 EP RP_ EP RN_ EP RP_ EP RN_ EP RP_ EP RN_ EP RP_ EP RN_ EP RP_ EP RN_ EP RP_ EP RN_ EP RP_ EP RN_ EP RP_ EP RN_ EP RP_ EP RN_ EP RP_0 EP RN_0 EP RP_ EP RN_ EP RP_ EP RN_ EP RP_ EP RN_ EP RP_ EP RN_ EP RP_ EP RN_ MI_RP0 MI_RN0 MI_RP MI_RN MI_RP MI_RN MI_RP MI_RN K_PE_00M_MH_H K_PE_00M_MH_L SVO_TRL_T SVO_TRL_LK N EP RP_0 F EP RN_0 EP_RP0 G EP RP_ EP_RN0* K EP RN_ EP_RP J EP RP_ EP_RN* F EP RN_ EP_RP E EP RP_ EP_RN* J EP RN_ EP_RP H EP RP_ EP_RN* J EP RN_ EP_RP H EP RP_ EP_RN* F EP RN_ EP_RP E EP RP_ EP_RN* E EP RN_ EP_RP F EP RP_ EP_RN* EP RN_ EP_RP EP RP_ EP_RN* G EP RN_ EP_RP G EP RP_ EP_RN* L EP RN_ EP_RP L EP RP_0 EP_RN* M EP RN_0 EP_RP0 M EP RP_ EP_RN0* M EP RN_ EP_RP L EP RP_ EP_RN* M EP RN_ EP_RP M EP RP_ EP_RN* R EP RN_ EP_RP R0 EP RP_ EP_RN* T EP RN_ EP_RP R EP RP_ EP_RN* R EP RN_ EP_RP R EP_RN* MI_RP0 MI_RN0 MI_RP MI_RN MI_RP MI_RN MI_RP MI_RN K_PE_00M_MH_H K_PE_00M_MH_L SVO_TRL_T SVO_TRL_LK W MI_RP0 V MI_RN0* Y MI_RP Y MI_RN* MI_RP MI_RN* MI_RP MI_RN* GLKP GLKN* MI G SVO_TRLT E SVO_TRLLK UMH PIE EP_TP0 EP_TN0* EP_TP EP_TN* 0 EP_TP 0 EP_TN* EP_TP EP_TN* EP_TP EP_TN* EP_TP EP_TN* EP_TP EP_TN* EP_TP F EP_TN* E EP_TP F EP_TN* G EP_TP J EP_TN* K EP_TP0 L EP_TN0* K EP_TP N EP_TN* M EP_TP P EP_TN* N EP_TP R EP_TN* P EP_TP U EP_TN* T EP_TP V EP_TN* U MI_TP0 V MI_TN0* V MI_TP W MI_TN* Y MI_TP MI_TN* MI_TP Y MI_TN* EP_OMPO EP_OMPI OF G 0(GMH) EP TP_0 EP TN_0 EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_ EP TP_0 EP TN_0 EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_ MITP0 MITN0 MITP MITN MITP MITN MITP MITN EP_GROMP EP TP_0 EP TN_0 EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_ EP TP_0 EP TN_0 EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_.U-0.U-0.U-0.U-0.U-0.U-0.U-0 0.U-0 R0.--0 MI_RP0 MI_RP MI_RP MI_RP MI_TP0 MI_TN0 MI_TP MI_TN MI_TP MI_TN MI_TP MI_TN V_PIE R.K-0 R.K-0 R.K-0 R.K-0 V_ VS VSL VHSYN VVSYN LRE LGREEN VS SRVO--O U HSYN 料號 : -0-0 V LLUE VSYN V VLK mil mil mil RE GREEN L L F0-0- F0-0- LRE LGREEN LUE L F0-0- LLUE 0P-0 ER P-0 ER --0 FOR EMI 0P-0 U R -0 R -0 ER --0 SRVO--O.U-0 0P-0 0P-0 0P-0 0P-0 VS VLK HSYN VSYN 0P-0 V VG R G MS0 MS MS MS N HS VS 0 SE SE ONN-PR-VG NE R.K-0 VSL SEL0, H_FSSEL0 G0 SEL, H_FSSEL J0 SEL, H_FSSEL J STP K0 V_ STP F0 R0 K-0 G EP_SLR E : T K EP_PRSNT_N EP_PRSNT_N J H V_ ER K--0 0.V ER --0 PLTRST_L R.K--0 L_RST_L PWROK R K-0 STP STP0 L N N N M0 L L M M M 0 Y U0 U R R0 U U R R SEL0 SEL SEL LLZTEST ORTEST RESERVE_ EP_SLR RESERVE_ EP_EN RESERVE RESERVE_ RESERVE_ RESERVE_ RESERVE_ RESERVE_ RESERVE_ RESERVE_ RESERVE_ RESERVE_ RESERVE_ VREF V_P_PLTRST# PWROK RESERVE_ RESERVE_0 RESERVE_ RESERVE_ RESERVE_ RESERVE_ RESERVE_ RESERVE_ RESERVE_ RESERVE_ RESERVE_ RESERVE_0 MIS VG OF HSYN VSYN RE GREEN LUE 0 RE# GREEN# LUE# 0 _T L _LK M REFSET 0 REFLKP REFLKN V L M RESERVE_00 F RESERVE_ F RESERVE_ RSTIN# M PWROK M IH_SYN# J N TEST0 TEST TEST N_ N0 N_ N_ N_ N_ N_ N_ N_ G 0(GMH) RHSYN RVSYN RE GREEN LUE VS VSL ER0.K--0 REFSET M_OTLK_H M_OTLK_L STP STP TP PLTRST_L PWROK IH_SYN_L TP STP TP TP M_OTLK_H M_OTLK_L V_ PLTRST_L, PWROK, IH_SYN_L IH_SYN_L PWROK PLTRST_L RHSYN RVSYN S S R R R0 K-0 P-0-O 0K-0-O V 000P-0-O 0P-0-O 0K-0-O RHSYN RVSYN VHSYN VVSYN V V V V G R.K-0 VSL V G R.K-0 VS S S Q N00-S R.K-0 VS Q N00-S P-0-O P-0-O Elitegroup omputer Systems G(MH) PIE/MI/VG Size ocument Number Rev ustom GT-M.0 ate: Friday, July 0, 00 Sheet of 0

14 N UMH N UMH _VSTR _VSTR ER K--0 MH_VREF ER K--0 R K--0 SMROMP_P R.0K--0 SMROMP_N R K--0 ESIGN NOTE: UFFERS LIRTE TO 0/0% OF V_SM. INTERNL UFFERS SET TO 0 OHMS _VSTR ER ER 0--0 _VSTR ER 0--0 ER 0--0.U-0.0U-0.0U-0 正面 SMROMP SMROMP SMROMP SMROMP0 M_0 M_ M_ M_ M_ M_ M_ M_ M_ M_ M_0 M_ M_ M_ M_ SWE_L_ SS_L_ SRS_L_ SS_0 SS_ SS_ S_L0 S_L KE_0 KE_ OT_0 OT_ LK_H0 LK_L0 LK_H LK_L LK_H LK_L Y Y Y Y W Y Y W W 0 Y0 Y Y U R P N V W P P M M T U N SM_0 SM_ SM_ SM_ SM_ SM_ SM_ SM_ SM_ SM_ SM_0 SM_ SM_ SM_ SM_ SWE_# SS_# SRS_# SS_0 SS_ SS_ SS_0# SS_# RESERVE_ RESERVE_ SKE_0 SKE_ RESERVE_ RESERVE_0 SOT_0 SOT_ RESERVE_ RESERVE_ SLK_0 SLK_0# SLK_ SLK_# SLK_ SLK_# RESERVE_ RESERVE_ RESERVE_ RESERVE_ RESERVE_ RESERVE_ R_0 RESERVE OF SQS_0 U SQS_0# R SM_0 R SQ_0 R SQ_ R SQ_ V SQ_ V SQ_ P SQ_ P SQ_ U SQ_ V SQS_ SQS_# SM_ SQ_ Y SQ_ Y SQ_0 SQ_ Y SQ_ W SQ_ W SQ_ SQ_ SQS_ SQS_# SM_ Y SQ_ Y SQ_ SQ_ W SQ_ Y SQ_0 SQ_ SQ_ 0 SQ_ 0 SQS_ SQS_# SM_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_0 SQ_ SQS_ R SQS_# R0 SM_ U G 0(GMH) QS_H_0 QS_L_0 MP_0 M_0 M_ M_ M_ M_ M_ M_ M_ QS_H_ QS_L_ MP_ M_ M_ M_0 M_ M_ M_ M_ M_ QS_H_ QS_L_ MP_ M_ M_ M_ M_ M_0 M_ M_ M_ T0 QS_H_ U QS_L_ N MP_ T M_ R U M_ M_ T M_ P N M_ M_ P0 M_0 V0 M_ QS_H_ QS_L_ MP_ M_ SQ_ V M_ SQ_ U0 M_ SQ_ P M_ SQ_ N M_ SQ_ V0 M_ SQ_ V M_ SQ_ R M_ SQ_ P SQS_ L SQS_# L0 SM_ M SQ_0 SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQS_ SQS_# SM_ SQ_ J0 SQ_ H SQ_0 F SQ_ E0 SQ_ J SQ_ J SQ_ F SQ_ F SQS_ SQS_# SM_ SQ_ 0 SQ_ SQ_ SQ_ 0 SQ_0 E SQ_ E SQ_ SQ_ QS_H_ QS_L_ MP_ N M M_0 M_ K K M_ M_ N0 M_ N M_ L M_ L M_ G QS_H_ G QS_L_ G0 MP_ M_ M_ M_0 M_ M_ M_ M_ M_ QS_H_ QS_L_ 0 MP_ M_ M_ M_ M_ M_0 M_ M_ M_ M_0 M_ M_ M_ M_ M_ M_ M_ M_ M_ M_0 M_ M_ M_ M_ SWE_L_ SS_L_ SRS_L_ SS_0 SS_ SS_ S_L0 S_L KE_0 KE_ OT_0 OT_ LK_H0 LK_L0 LK_H LK_L LK_H LK_L MH_VREF SM_0 Y SM_ SM_ SM_ W SM_ SM_ SM_ SM_ Y SM_ SM_ W SM_0 SM_ SM_ Y SM_ Y SM_ SWE_# W SS_# W SRS_# Y SS_0 SS_ SS_ SS_0# 0 SS_# Y RESERVE_ Y RESERVE_0 Y SKE_0 W SKE_ RESERVE_ RESERVE_ SOT_0 0 SOT_ RESERVE_ RESERVE_ V SLK_0 W SLK_0# U SLK_ T SLK_# V SLK_ T SLK_# U RESERVE_ R RESERVE_ V RESERVE_ W RESERVE_ N RESERVE_0 P RESERVE_ RESERVE_ W RESERVE_ N RESERVE_ M RESERVE_ G RESERVE_ F RESERVE_ P RESERVE_ RESERVE_ M M R_ RESERVE_ SVREF SMROMP0 SQ_ N SMROMP SROMP0 SQ_ N SMROMP SROMP SQ_ 0 SMROMP SROMP SQ_ 0 SMROMP_N SROMP SQ_0 M SMROMP_P SMROMPVOL SQ_ M0 SMROMPVOH SQ_ RESERVE SQ_ OF G 0(GMH) SQS_0 SQS_0# SM_0 SQ_0 SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQS_ SQS_# SM_ SQ_ SQ_ SQ_0 SQ_ SQ_ SQ_ SQ_ SQ_ SQS_ SQS_# SM_ SQ_ SQ_ SQ_ SQ_ SQ_0 SQ_ SQ_ SQ_ SQS_ SQS_# SM_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_0 SQ_ SQS_ SQS_# SM_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQS_ SQS_# SM_ SQ_0 SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQS_ SQS_# SM_ SQ_ SQ_ SQ_0 SQ_ SQ_ SQ_ SQ_ SQ_ SQS_ SQS_# SM_ V U R N N W W N N N U QS_H_0 QS_L_0 MP_0 M_0 M_ M_ M_ M_ M_ M_ M_ R QS_H_ P QS_L_ W MP_ T M_ U P M_ M_0 R M_ R M_ U M_ V M_ U M_ P QS_H_ R QS_L_ W MP_ U M_ V M_ U M_ T M_ U M_0 M M_ V M_ W M_ T QS_H_ U QS_L_ P MP_ V M_ T M_ T M_ P M_ U M_ W M_ R M_0 N M_ W QS_H_ U QS_L_ U MP_ W V N N U R N R L L M M M J L R M L L M_ M_ M_ M_ M_ M_ M_ M_ QS_H_ QS_L_ MP_ M_0 M_ M_ M_ M_ M_ M_ M_ G QS_H_ G QS_L_ G MP_ G M_ J F M_ M_0 F M_ J J M_ M_ G M_ F M_ QS_H_ QS_L_ MP_ F M_ M_ M_ M_ M_0 M_ M_ M_ M_[0..] M_[0..] QS_L_[0..] QS_L_[0..] QS_H_[0..] QS_H_[0..] MP_[0..] MP_[0..] M_[0..] M_[0..] S_L[0..] S_L[0..] KE_[0..] KE_[0..] LK_L[0..] LK_L[0..] LK_H[0..] LK_H[0..] OT_[0..] OT_[0..] SS_[0..] SS_[0..] SWE_L_ SWE_L_ SS_L_ SS_L_ SRS_L_ SRS_L_ M_[0..] M_[0..] QS_L_[0..] QS_L_[0..] QS_H_[0..] QS_H_[0..] MP_[0..] MP_[0..] M_[0..] M_[0..] S_L[0..] S_L[0..] KE_[0..] KE_[0..] LK_L[0..] LK_L[0..] LK_H[0..] LK_H[0..] OT_[0..] OT_[0..] SS_[0..] SS_[0..] SWE_L_ SWE_L_ SS_L_ SS_L_ SRS_L_ SRS_L_ Elitegroup omputer Systems G(MH) MEMORY GT-M.0 Size ocument Number Rev ustom ate: Friday, July 0, 00 Sheet of 0

15 V_PLL V_HPLL V_MPLL V_GPLL V_PLL V_GPLL V_PLL V_PLL V_HPLL V_MPLL V_ V_ V_ V V_ V_ V_ V_ V_ Size ocument Number Rev ate: Sheet of GT-M.0 G(MH) POWER Elitegroup omputer Systems 0 Friday, July 0, 00 ustom Size ocument Number Rev ate: Sheet of GT-M.0 G(MH) POWER Elitegroup omputer Systems 0 Friday, July 0, 00 ustom Size ocument Number Rev ate: Sheet of GT-M.0 G(MH) POWER Elitegroup omputer Systems 0 Friday, July 0, 00 ustom 不上正面正面 S U-0--O S U-0--O.U-0-O.U-0-O.U-0.U-0 S 0U-0--O S 0U-0--O M 0U-0 M 0U-0 0U-0 0U-0.U-0-O.U-0-O POWER OF NF G 0(GMH) POWER OF NF G 0(GMH) V_ G V_ G V_ G V_ G V_ G V_ G0 V_ G V_ G V_ F V_ F V_ F V_ F V_ F V_ F0 V_ F V_ F V_0 F V_0 E V_00 E V_ E V_0 E V_0 E V_0 E V_0 E V_ V_0 V_0 V_0 V_0 V_0 V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ Y V_0 Y V_ Y V_ Y V_ Y V_ Y V_ W V_ W V_ W V_ W V_ W V_ W V_ W V_ W V_ V V_ V V_0 V V_ V V_ V V_ V0 V_ V V_ V V_ V V_ V V_ V V_ V V_0 V V_ U V_ U V_ U V_ U V_0 U V_ U0 V_ U V_ U V_ U V_ U V_ U V_ U V_ R V_ R V_ P V_ R V_ R V_0 P V_ R0 V_ P0 V Y V_EPPLL V_HPLL RESERVE_00 V V_MPLL V_PLL V_PLL V_ V_ J V_ J V_ J0 V_ J V_ J V_ J V_ J V_ J V_ J V_0 J V_ J V_ H V_ H V_ H V_ G V_ G V_ G V_ G0 V_ G V_0 G V_ G V_ G V_ G V_ G V_ G V_ G V_ F V_ F V_ F V_0 V_ V_ 0 V_0 V_ V_ V_ V_ V_ V_ V_0 V_ 0 V_ V_ V_ V_ V_ V_ V_ Y V_ Y V_0 Y0 V_ Y V_ Y V_ V V_ V V_ V0 V_ V V_ U V_ U0 V_ U V_0 U V_ U V_ N V_ N V_ N V_ N V_ N V_ N V_ L V_ J V_0 J V_ J V_ G V_ F V_ F V_ V_ V_ V_ Y V_ G V_ G V_ G OF NH G 0(GMH) OF NH G 0(GMH) _ M _ M _ M _ L _ L _ K _ J _ J _ J _0 H _ G _ G _ F _ F _ F _ F0 _ F _ F _ F _0 F _ M _ M _ M _ M _ M0 _ M _ M _ L _ L _00 L _0 L _0 L _0 L0 _0 L _0 L _0 L _0 L _0 K _0 K _0 K _ K _ K _ K _ K _ J _ J _ J _ J _ J _0 J _ J _ J _ H _ H _ H _ H0 _ H _ H _ H _0 G _ G _ G _ G _ G _ G _ G _ G _ G _ G _0 F _ F _ F _ F _ F _ F _ E _ E _ E _ E _0 E0 _ E _ E _ E _ E _ E _ 0 _0 R _ R _ P _ P0 _ P _ P _ P _ P _ N _ N _0 N _ N _ N _ N _ N0 _ N _ N _ M _ M _ M _0 M Y0 _ F _ F _ F _ E _ E _0 E0 _ E _ W _ W _ W0 _ R _ E 0 _ U-0-O 0.U-0-O S0 U-0--O S0 U-0--O U-0 U-0 0 0U-0-O 0 0U-0-O S 0U-0--O S 0U-0--O.U-0.U-0 0.U-0 0.U-0 M 0U-0-O M 0U-0-O U-0 U-0.U-0-O.U-0-O.U-0-O.U-0-O F0 F00-0 F0 F00-0 M 0U-0 M 0U-0.U-0-O.U-0-O F F00-0 F F00-0 F F00-0 F F00-0 OF NG G 0(GMH) OF NG G 0(GMH) _ 0 _ Y _ Y _0 W _ W _ W _ V _ V _ V _ V _ V _ V _ V _0 V _ V _ U _ U _ U _ U _ U0 _ U _ U _ T _0 T _ T _ T _ T _ R _ R _ R _ R _ R _ R _0 R _ R0 _ R _ R _ R _ P _ P _ P _ P _ N _0 N _ N _ N _ N _ N0 _ N _ N _ N _ N _ N _0 M _ M0 _ M _ M _ M _ M _ M _ M0 _ M _ M _0 M _ F _ F _ F _ F 0 0 _ 0 _00 _0 _0 _0 _0 _0 _0 _0 _0 _0 _0 _ 0 _ Y _ Y _ Y _ Y _0 Y _ Y _ Y _ Y _ Y0 _ Y _ Y _ Y _ W _ V _0 V _ V _ V _ V _ V _ V _ V _ V _ U _ U _0 U _ U _ U _ T _ T _ R _ R _ R _ R _ R _0 R

16 E M_ M_ M_ M_ SS_0 M_0 M_ M_ N N/TEST 0 N OT_ OT OT_0 OT0 0 (0) () () () () () () () 0 QS_H_0 QS(0) QS_L_0 QS*(0) QS_H_ SQ() QS_L_ SQ*() QS_H_ SQ() QS_L_ SQ*() QS_H_ SQ() 00 QS_L_ SQ*() 0 0 QS_H_ QS() 0 QS_L_ QS*() QS_H_ QS() QS_L_ QS*() QS_H_ SQ() 0 QS_L_ SQ*() 0 0 QS_H_ QS() QS_L_ QS*() QS() QS*() MP_0 M0/QS N/QS* 0 MP_ M/QS0 N/QS0* MP_ M/QS N/QS* 0 0 MP_ M/QS 0 N/QS* 0 MP_ M/QS 0 N/QS* 0 MP_ M/QS N/QS* MP_ M/QS N/QS* MP_ VQ M/QS VQ N/QS* VQ VQ M/QS VQ N/QS* VQ M_0 VQ Q(0) M_ VQ Q() M_ VQ Q() M_ VQ Q() 0 0 M_ VQ Q() M_ V Q() M_ V Q() M_ V Q() M_ V Q() M_ V Q() M_0 V Q(0) M_ V Q() M_ V Q() M_ V Q() M_ V Q() 0 M_ V Q() M_ Q() M_ R Q() M_ R0 Q() 0 M_ SREF VSP Q() M_0 SREF SMLK VREF Q(0) 0 M_ SMLK SMT SL Q() M_ SMT S Q() 0 M_ S Q() 0 0 M_ S Q() M_ S0 Q() M_ SS_ Q() 0 M_ SS_ SS_0 Q() 0 M_ SS_0 0 Q() M_ KE_ Q() M_0 KE_ KE_0 KE Q(0) M_ KE_0 KE0 Q() M_ S_L Q() 0 M_ S_L S_L0 S* Q() M_ S_L0 S0* Q() M_ LK_L Q() M_ LK_L LK_H K*/RFU Q() 0 M_ LK_H LK_L K/RFU Q() 00 M_ LK_L LK_H K*/RFU Q() 0 M_ LK_H LK_L0 K/RFU Q() 0 M_0 LK_L0 LK_H0 K0* Q(0) M_ LK_H0 K0 Q() 0 M_ M_0 Q() M_ M_0 M_ 0 Q() M_ M_ M_ Q() 0 M_ M_ M_ Q() 0 M_ M_ M_ Q() M_ M_ M_ Q() 0 M_ M_ M_ Q() 0 M_ M_ M_ Q() M_0 M_ M_ Q(0) 0 M_ M_ M_ Q() 0 M_ M_ M_0 Q() 0 M_ M_0 M_ 0/P Q() M_ M_ M_ Q() M_ M_ M_ Q() M_ M_ M_ Q() 0 M_ M_ Q() M_ SS_ Q() M_ SS_ / Q() M_0 SS_L_ Q(0) M_ SS_L_ SRS_L_ S* Q() 0 M_ SRS_L_ SWE_L_ RS* Q() M_ SWE_L_ WE* Q() OT_ OT_0 QS_H_0 QS_L_0 QS_H_ QS_L_ QS_H_ QS_L_ QS_H_ QS_L_ QS_H_ QS_L_ QS_H_ QS_L_ QS_H_ QS_L_ QS_H_ QS_L_ MP_0 MP_ MP_ MP_ MP_ MP_ MP_ MP_ M_0 M_ M_ M_ M_ M_ M_ M_ M_ M_ M_0 M_ M_ M_ M_ M_ M_ M_ M_ M_ M_0 M_ M_ M_ M_ M_ M_ M_ M_ M_ M_0 M_ M_ M_ M_ M_ M_ M_ M_ M_ M_0 M_ M_ M_ M_ M_ M_ M_ M_ M_ M_0 M_ M_ M_ M_ M_ M_ M_ M_ M_ M_0 M_ M_ M_ R-0P-OR _VSTR V R-0P-OR S_L _VSTR V R.--0 SREF OT_0 R.--0 S_L0 V R U-0 OT_ M_ M_ M_ M_ SS_0 M_0 M_ M_ M_ M_ SS_L_ SWE_L_ SRS_L_ SS_ M_0 SS_ KE_0 KE_ S_L OT_0 S_L0 OT_ M_ M_ M_ M_ M_ M_ M_ M_ M_ M_ SS_L_ SRS_L_ SWE_L_ SS_ M_0 SS_ KE_ KE_0 M_ M_ RN0 -PR-0 RN -PR-0 RN -PR-0 VTT_R VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ V V V V V V V V V V V R R0 VSP VREF SL S S S S0 0 KE KE0 S* S0* K*/RFU K/RFU K*/RFU K/RFU K0* K0 0 0/P / S* RS* WE* N N/TEST N OT OT0 (0) () () () () () () () QS(0) QS*(0) SQ() SQ*() SQ() SQ*() SQ() SQ*() QS() QS*() QS() QS*() SQ() SQ*() QS() QS*() QS() QS*() M0/QS N/QS* M/QS0 N/QS0* M/QS N/QS* M/QS N/QS* M/QS N/QS* M/QS N/QS* M/QS N/QS* M/QS N/QS* M/QS N/QS* Q(0) Q() Q() Q() Q() Q() Q() Q() Q() Q() Q(0) Q() Q() Q() Q() Q() Q() Q() Q() Q() Q(0) Q() Q() Q() Q() Q() Q() Q() Q() Q() Q(0) Q() Q() Q() Q() Q() Q() Q() Q() Q() Q(0) Q() Q() Q() Q() Q() Q() Q() Q() Q() Q(0) Q() Q() Q() Q() Q() Q() Q() Q() Q() Q(0) Q() Q() Q() U-0 RN -PR-0 R -0 R -0 R -0 RN -PR-0 R0-0 R0.--0 R.--0 R.--0 R.--0 R.--0 R.--0 RN -PR-0 RN -PR-0 R0-0 R -0 RN -PR-0 R0.--0 R0-0 R0-0 R0-0 R0.--0 R0.--0 _VSTR SREF.U-0-O SREF _VSTR.U-0-O.U-0.U-0 0.U-0-O E 000U-.L,,,,,,,, LK_H[0..] OT_[0..] SS_[0..] SWE_L_ SS_L_ SRS_L_ SMT SMLK LK_H[0..] OT_[0..] SS_[0..] SWE_L_ SS_L_ SRS_L_ SMT SMLK M_[0..] QS_L_[0..] QS_H_[0..] MP_[0..] M_[0..] S_L[0..] KE_[0..] LK_L[0..] M_[0..] QS_L_[0..] QS_H_[0..] MP_[0..] M_[0..] S_L[0..] KE_[0..] LK_L[0..] LK_L[0..] LK_H[0..] OT_[0..] SS_[0..] SWE_L_ SS_L_ SRS_L_ LK_L[0..] LK_H[0..] OT_[0..] SS_[0..] SWE_L_ SS_L_ SRS_L_ M_[0..] QS_L_[0..] QS_H_[0..] MP_[0..] M_[0..] S_L[0..] KE_[0..] M_[0..] QS_L_[0..] QS_H_[0..] MP_[0..] M_[0..] S_L[0..] KE_[0..] E0 000U-.L VTT_R _VSTR E M.U-0-O Elitegroup omputer Systems 0.U-0 0.U-0 0.U-0.U-0.U-0 E 0U-E R -0 ER K--0.U-0 M.U-0-O ER0 K--0 0.U-0-O 0.U-0 0.U-0 IMM & ( R SRMs ) GT-M.0 Size ocument Number Rev ustom ate: Friday, July 0, 00 Sheet of 0

17 VS V V VS V V E.U-0-O 00U-E-O S E.U-0--O 000U-.L E.U-0-O 0U-E,,,, SMLK,,,, SMT,, PIE_WKE_L SVO_TRL_LK SVO_TRL_T EP_PRSNT_N SMLK SMT PIE_WKE_L EP TP_0_ EP TN_0_ SVO_TRL_LK EP TP EP TN EP TP EP TN EP TP EP TN SVO_TRL_T EP TP EP TN EP TP EP TN EP TP EP TN EP TP EP TN EP_PRSNT_N EP TP EP TN EP TP EP TN EP TP_0_ EP TN_0_ EP TP EP TN EP TP EP TN EP TP EP TN EP TP EP TN EP TP EP TN PIE V_ PRSNT* V_ V_ V_ V_E SMLK JTG SMT JTG JTG.V_ JTG JTG.V_.VU.V_ WKE# PWRG KEY RSV_ REFLK H HSOP0_H REFLK_-_L HSON0_L HSIP0_H PRSNT# HSIN0_L HSOP_H RSV_ HSON_L 0 HSIP_H HSIN_L HSOP_H HSON_L HSIP_H HSIN_L HSOP_H HSON_L HSIP_H RSV_ HSIN_L PRSNT# 0 RSV HSOP_H RSV_E HSON_L HSIP_H HSIN_L HSOP_H HSON_L HSIP_H HSIN_L HSOP_H HSON_L 0 HSIP_H HSIN_L HSOP_H HSON_L HSIP_H PRSNT# HSIN_L HSOP_H HSON_L 0 HSOP_H HSON_L HSOP0_H HSON0_L HSOP_H HSON_L HSOP_H HSON_L HSOP_H HSON_L 0 HSOP_H HSON_L HSOP_H HSON_L PRSNT# RSV_G RSV_F HSIP_H HSIN_L HSIP_H HSIN_L HSIP0_H HSIN0_L 0 HSIP_H HSIN_L HSIP_H HSIN_L HSIP_H HSIN_L HSIP_H HSIN_L HSIP_H HSIN_L PIRST_L K_PE_00M_PORT_H K_PE_00M_PORT_L EP RP_0 EP RN_0 EP RP_ EP RN_ EP RP_ EP RN_ EP RP_ EP RN_ EP RP_ EP RN_ EP RP_ EP RN_ EP RP_ EP RN_ EP RP_ EP RN_ EP RP_ EP RN_ EP RP_ EP RN_ EP RP_0 EP RN_0 EP RP_ EP RN_ EP RP_ EP RN_ EP RP_ EP RN_ EP RP_ EP RN_ EP RP_ EP RN_ 000P-0-O PIRST_L,, K_PE_00M_PORT_H K_PE_00M_PORT_L EP RP_0 EP RN_0 EP RP_ EP RN_ EP RP_ EP RN_ EP RP_ EP RN_ EP RP_ EP RN_ EP RP_ EP RN_ EP RP_ EP RN_ EP RP_ EP RN_ EP RP_ EP RN_ EP RP_ EP RN_ EP RP_0 EP RN_0 EP RP_ EP RN_ EP RP_ EP RN_ EP RP_ EP RN_ EP RP_ EP RN_ EP RP_ EP RN_ EP TP_0_ EP TN_0_ EP TP EP TN EP TP EP TN EP TP EP TN EP TP EP TN EP TP EP TN EP TP EP TN EP TP EP TN EP TP EP TN EP TP EP TN EP TP_0_ EP TN_0_ EP TP EP TN EP TP EP TN EP TP EP TN EP TP EP TN EP TP EP TN 0 0.U-0.U-0.U-0.U-0.U-0.U-0.U-0.U-0.U-0.U-0.U-0.U-0.U-0.U-0.U-0.U-0.U-0.U-0.U-0.U-0.U-0.U-0.U-0.U-0.U-0.U-0.U-0.U-0.U-0.U-0.U-0.U-0 EP TP_0 EP TN_0 EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_ EP TP_0 EP TN_0 EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_ EP TP_0 EP TN_0 EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_ EP TP_0 EP TN_0 EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_ EP TP_ EP TN_ PIE-OR Elitegroup omputer Systems PIE slot Size ocument Number Rev ustom GT-M.0 ate: Friday, July 0, 00 Sheet of 0

18 MI_TP0 MI_TN0 MI_TP MI_TN MI_TP MI_TN MI_TP MI_TN V_P_FILTER USPP USPN USPP USPN USPP USPN USPP USPN MI_TP0 MI_TN0 MI_TP MI_TN MI_TP MI_TN MI_TP MI_TN ER.--0 USPP USPN O0_L USPP USPN O0_L USPP USPN O0_L USPP USPN O0_L ER USRIS_L 0--0 S NH0G- V MI_RP0 V MI_RN0 Y MI_RP Y MI_RN MI_RP MI_RN MI_RP MI_RN MI_ZOMP MI_IROMP M PIE_RP M PIE_RN L PIE_TP L PIE_TN P PIE_RP P PIE_RN N PIE_TP N PIE_TN T PIE_RP T PIE_RN R PIE_TP R PIE_TN K US_P K US_N E #O L US_P L US_N #O/*GPIO M US_P M US_N #O/*GPIO0 N US_P N US_N #O/*GPIO USRIS #USRIS MI_TP0 MI_TN0 MI_TP MI_TN MI_TP MI_TN MI_TP MI_TN MI_LKP MI_LKN PIE_RP PIE_RN PIE_TP PIE_TN PIE_RP PIE_RN PIE_TP PIE_TN PIE_RP PIE_RN PIE_TP PIE_TN US_P0 US_N0 #O0 US_P US_N #O US_P US_N #O US_P US_N #O LK U U W W F F E E H H G G K K J J MIRP0 MIRN0 MIRP MIRN MIRP MIRN MIRP MIRN HSI_P HSI_N O_P O_N USP0P USP0N O0_L USPP USPN O0_L USPP USPN O0_L USPP USPN O0_L 0 E K_PE_00M_IH_H E K_PE_00M_IH_L F F G G H H J J K_US_M_IH.U-0.U-0.U-0.U-0.U-0.U-0.U-0.U-0.U-0.U-0.U-0.U-0 USP0P USP0N USPP USPN USPP USPN USPP USPN K_US_M_IH MI_RP0 MI_RN0 MI_RP MI_RN MI_RP MI_RN MI_RP MI_RN K_PE_00M_IH_H K_PE_00M_IH_L HSI_P_H HSI_N_L HSO_P_H HSO_N_L HSI_P HSI_N HSO_P HSO_N P[0..] STRP STRN STTP STTN STRP STRN STTP STTN K_00M_ST_H K_00M_ST_L STIS LENGTH NO LONGER THN 00MIL TO RESISTOR P[0..] FERR_L NMI KRST_L SIRQ SMI_L STPLK_L THERMTRIP_L STRP STRN STTP STTN STRP STRN STTP STTN K_00M_ST_H K_00M_ST_L ER STIS --0 P0 P P P P P P P P P P0 P P P P P FERR_L NMI KRST_L SIRQ SMI_L STPLK_L THERMTRIP_L THERMTRIP_L FERR_L S NH0G- E ST_RP F ST_RN H ST_TP G ST_TN E ST_RP ST_RN H ST_TP G ST_TN ST_RP0 ST_RN0 ST_TP0 ST_TN0 ST_RP ST_RN ST_TP ST_TN E ST_LKP #STLE F ST_LKN ST_GP0/GPI G0 STRIS ST_GP/GPI H0 #STRIS ST_GP/GPI ST_GP/GPI 0 E G F E F 0 F H H G #FERR H NMI G #RIN H SERIRQ F #SMI H #STPLK F #THERMTRIP R -0 R -0 #K REQ #IOR #IOW IORY 0 #S #S IEIRQ 0GTE #0M #PUSLP #IGNNE #INIT_V #INIT INTR V_FS_VTT E F H G E H G F F H H E ST0RP ST0RN ST0TP ST0TN STRP STRN STTP STTN STLE F PK_L E PREQ_L F PIOR_L PIOW_L G PIORY H P0 E P F P E SP_L SP_L H RN 0K-PR IRQ E 0GTE_L H 0M_L G G IGNNE_L G IH_INIT_V F HINIT_L F INTR ST0RP ST0RN ST0TP ST0TN STRP STRN STTP STTN STLE V PK_L PREQ_L PIOR_L PIOW_L PIORY P0 P P SP_L SP_L IRQ 0GTE_L 0M_L STP IGNNE_L HINIT_L INTR Place at IH EN of Route LR_MOS(-) RTV RT M U-0 O0_L R 0K-0 VS V VT T-S LR_MOS LR_MOS H-R LR_MOS LR_MOS PIN SHORT - NORML - LER MOS R 0K-0 No Reboot RTRST_L RTRST_L R K-0 VS U-0 S p T SK-R0- n RN 0K-PR IH_INIT_V SIRQ KRST_L 0GTE_L T(0) KTS LITHIUM TTERY 0 JP-R-H TTERY HS 貼紙 (0-0-00) Elitegroup omputer Systems IH MI/PIE/US/ST GT-M.0 Size ocument Number Rev ustom ate: Friday, July 0, 00 Sheet of 0

19 PR EVSEL_L K_P_M_IH P_PIRST_N IRY_L PIPME_L SERR_L STOP_L PLOK_L TRY_L PERR_L FRME_L PGNT-0 PGNT- PREQ-0 PREQ- INT- INT- INT-E INT-F INT-G NOTE: PLE EH NER & F. PLE REMINER NYWHERE. PR EVSEL_L K_P_M_IH P_PIRST_N IRY_L PIPME_L SERR_L STOP_L PLOK_L TRY_L PERR_L FRME_L PGNT-0 PGNT- PGNT- PREQ-0 PREQ- PREQ- PREQ- PREQ- PREQ- INT- INT- INT- INT- INT-E INT-F INT-G INT-H V S NH0G- E0 PR #EVSEL PILK #PIRST #IRY #PME 0 #SERR F #STOP E #PLOK F #TRY #PERR F #FRME E #GNT0 #GNT #GNT F #GNT #GNT/GPIO #GNT/GPO #REQ0 #REQ #REQ E #REQ #REQ/GPIO #REQ/GPI #PIRQ #PIRQ #PIRQ #PIRQ G #PIRQE/**GPI F #PIRQF/**GPI F #PIRQG/**GPI G #PIRQH/**GPI N N N N N N N N N N N N N N N _#E0 _#E _#E _#E E F E E E G G E 0 F F0 E E P P P P P P P P P P P R R R R E-0 E- E- E E-0 E- E- E- R 0M-0 RT RT S NH0G- FWH0 #LRQ/GPIO GPI0 GPI FWH0 FWH L0/FWH0 GPI GPI FWH FWH L/FWH GPI FWH FWH L/FWH *GPI E GPI FWH Y LRQ0_L L/FWH *GPI E0 LRQ0_L FWH #LRQ0 *GPI0 0 FWH #LFRME *GPI F GPI IT_LK *GPI E IT_LK U _RESET- Z_ITLK *GPI R LPPME_L _RESET- R STI0 #Z_RST *GPI E LPPME_L STI0 T Z_SIN0 GPO T Z_SIN GPO 0 T STO Z_SIN GPO0 F STO T SYN Z_SOUT *GPO R PET LN_IS_L SYN R K_M_IH Z_SYN *GPO 0 K_M_IH LK *GPO/EL_RSV *GPO/EL_STTE0 W EE_S *GPO/EL_STTE E W SPI_WP EE_IN GPO G SPI_WP Y EE_OUT GPO Y EE_SHLK GPO U GPO/#STLKREQ V LN_LK GPI 0 U RSMRST_L LN_RSTSYN GPI E0 H_PUPWRG #LN_RST GPIO/PUPWRG G H_PUPWRG U LN_R0 V THRM_L LN_R #THRM F0 THRM_L T VRM_PWRG LN_R VRMPWRG VRM_PWRG 0 U IH_SYN_L LN_T0 #MH_SYN H0 IH_SYN_L V PWRT_L LN_T #PWRTN PWRT_L V RI_L LN_T #RI RI_L LPP_L RT #SUS_STT TP RT RT SUSLK 0 HWRST_L HWRST_L,, RTRST_L RT #SYS_RST PLTRST_L RTRST_L #RTRST #PLTRST PLTRST_L, PIE_WKE_L PIE_WKE_L,, SMLERT_L #WKE F0 PWROK PWROK, SMLK #SMLERT/*GPIO PWROK INTRUER_L,,,, SMLK SMT SMLK #INTRUER Y RSMRST_L,,,, SMT RSMRST_L LERT_L SMT #RSMRST Y INTVRMEN SMLINK0 #LINKLERT INTVRMEN W SPKR SPKR SMLINK SMLINK0 SPKR SMLINK SLP_L SLP_L SPI_MOS_I #SLP_S SLP_L SPI_MOS_I P SLP_L SPI_MOS_O SPI_MOSI #SLP_S SPI_MOS_O P SPI_S SPI_MISO #SLP_S F SPI_S P #SPI_S TLOW_L SPI_LK R SPI_LK TP0 P SPI_R TP F TP H TP STP TP F For 0 (wire) VS R K-0 RSMRST_L U-0-O.U-0.U-0 S.U-0-O.U-0-O Y-.K P-0 0 P-0 TL-JW VS 正面 ST Primary-Master TP TN RN RP.0U-0.0U-0.0U-0.0U-0 ST-PR- ST Secondary-Master TP TN RN RP.0U-0.0U-0.0U-0 0.0U-0 ST0TP ST0TN ST0RN ST0RP STTP STTN STRN STRP ST0TP ST0TN ST0RN ST0RP STTP STTN STRN STRP ST ST-PR- ST Primary-Slave.0U-0 TP.0U-0 TN.0U-0 RN.0U-0 RP Secondary-Slave TP TN RN RP 0.0U-0.0U-0.0U-0.0U-0 STTP STTN STRN STRP STTP STTN STRN STRP STTP STTN STRN STRP STTP STTN STRN STRP SMLK SMT SPKR PREQ- LPPME_L TLOW_L PIE_WKE_L GPI HWRST_L LERT_L SMLINK0 SMLINK SMLERT_L PWRT_L RI_L PIPME_L PGNT- PWROK RN.K-PR RN.K-PR R 0-0 RN0 0K-PR RN.K-PR R 0K-0 P-0-O V INTRUER_L INTVRMEN GPI RN GPI GPI THRM_L PREQ- RN PREQ- PREQ- PREQ- INT-G RN INT-H INT- INT- PREQ-0 R 正面 RTV R M-0 0K-0 R 0K-PR.K-PR.K-PR.K-0 V ST-PR- ST-PR- LN_IS_L R0 K-0 Elitegroup omputer Systems IH PI/SPI/OTHER GT-M.0 Size ocument Number Rev ustom ate: Friday, July 0, 00 Sheet of 0

20 VMI_PLL VREF VREF VMI_PLL VSTPLSL V_REF_SUS VSTPLSL V_REF_SUS VSTPLSL V_P0_IH RTV V VQ V_FS_VTT VQ VQ V_P_FILTER VS V VS VSY V VQ V_P_FILTER VQ V_P_FILTER V RTV VQ Size ocument Number Rev ate: Sheet of GT-M.0 IH POWER ustom 0 0 Friday, July 0, 00 Elitegroup omputer Systems Size ocument Number Rev ate: Sheet of GT-M.0 IH POWER ustom 0 0 Friday, July 0, 00 Elitegroup omputer Systems Size ocument Number Rev ate: Sheet of GT-M.0 IH POWER ustom 0 0 Friday, July 0, 00 Elitegroup omputer Systems S 不上, 補一顆上正面正面 S 不上, 補一顆上正面 S 不上補一顆上正面不上上, 並且正面 M 0U-0 M 0U-0 0.U-0-O 0.U-0-O.U-0.U-0.U-0-O.U-0-O.U-0.U-0 S.U-0-O S.U-0-O.U-0-O.U-0-O.U-0-O.U-0-O.U-0.U-0.U-0.U-0 E 00U-E E 00U-E S.U-0-O S.U-0-O.U-0.U-0 S.U-0--O S.U-0--O S.U-0--O S.U-0--O SE NH0G- SE NH0G- V V 0 V V V V V 0 V V V V V 0 V V E0 V E V F0 V F V F V F V G V G V H V H V F V G V H V H V J V J V T V V V V E V E V E V F V F V G V G V H V H V J V J V K V K V L V L V M V M V N V N V P V P V R V R V R V R V R V T V T V T V T V T V U V U V V V V V W V W V Y V Y V V V V V V V V V V V VREF VREF G0 VREF_SUS F VRT W VUSPLL VSTPLL VMIPLL G V_0 L V_0 L V_0 L V_0 L V_0 L V_0 L V_0 M V_0 M V_0 P V_0 P V_0 T V_0 T V_0 U V_0 U V_0 V V_0 V V_0 V V_0 V V_0 V V_0 V V_PU_IO E V_PU_IO E V_PU_IO H V_ V_ V_ V_ 0 V_ V_ V_ V_ G V_ G V_ G V_ H V_ V_ V_ V_ V_ 0 V_ V_ F V_ G V_ G V_ G V_ U VSUS_ VSUS_ VSUS_ VSUS_ VSUS_ E VSUS_ G VSUS_ K VSUS_ K VSUS_ K VSUS_ K VSUS_ L VSUS_ L VSUS_ L VSUS_ L VSUS_ L VSUS_ M VSUS_ M VSUS_ N VSUS_ P VSUS_ R VSUS_ V VSUS_ V VSUS_ W VSUS_ W VSUS_0 VSUS_0 VSUS_0 G0 VSUS_0 K VSUS_0 Y.U-0.U-0 S.U-0--O S.U-0--O N-S N-S P N.U-0-O.U-0-O S.U-0--O S.U-0--O 0.U-0 0.U-0 0.0U-0-O 0.0U-0-O.U-0.U-0 S.U-0--O S.U-0--O S.U-0-O S.U-0-O S.U-0--O S.U-0--O.U-0.U-0 R K-0 R K-0 S.U-0--O S.U-0--O.U-0.U-0 Q N0-S-O Q N0-S-O E.U-0.U-0 M 0U-0 M 0U-0.U-0.U-0 S.U-0--O S.U-0--O M.U-0 M.U-0 L0 F00-0 L0 F00-0.U-0.U-0 0.U-0 0.U-0 SF NH0G- SF NH0G- E G R R R R R T T T T T T T U U U U U U U U U U V V V V V V W W W W Y Y Y Y E E E E E E E E E F F F F F F 0 0 E E E E F F F F F F G G G G G G G G G G G H H H H H H J J J J J J K K K L L L L L M M M M M M M M M M M M G G G G G G0 G H H H H H H M.U-0 M.U-0 S.U-0--O S.U-0--O S.U-0--O S.U-0--O.U-0.U-0 L F00-0 L F00-0 S.U-0-O S.U-0-O 0U-0 0U-0

21 P[0..] P[0..] PIRST_L V PIRST_L PREQ_L PREQ_L PIOW_L PIOW_L PIOR_L PIOR_L PIORY PIORY PK_L PK_L IRQ IRQ P P P0 P0 SP_L SP_L IETP_L IELE R.K-0 R.K-0 IE P P P P P P0 P P P 0 P P P P P P0 P 0 LO:0 PIN LE HI:0 PIN LE 0 PET P P SP_L SP_L 0 H0-P0E-L R K-0 T LINES SHOUL E MTHE TO STROES ( PIOR_L, PIORY_L) WITHIN /- 0 MIL, STROES SHOUL E MTHE TO THEIR OMPLEMENT WITHIN /- 0MIL. V.U-0 V RSMV.U-0-O.U-0-O H 0 rill / 00 Pad.U-0-O H 0 rill / 00 Pad H V H 0 rill / 00 Pad 0 rill / 00 Pad V RSMV PIE V_ PRSNT* V_ V_ V_ V_E SMLK,,,, SMLK SMT SMLK JTG,,,, SMT SMT JTG JTG.V_ JTG JTG.V_ P-0-O 0 PIE_WKE_L.VU.V_ 0 PIRST_L,, PIE_WKE_L WKE# PWRG PIRST_L,, KEY H 0 rill / 00 Pad RSV_ H K_PE_00M_PORT_H_ K_PE_00M_PORT_H_ HSO_P REFLK H 0 rill / 00 Pad K_PE_00M_PORT_L_ HSO_P K_PE_00M_PORT_L_ HSO_N HSOP0_H REFLK_-_L HSO_N HSON0_L HSI_P HSIP0_H HSI_P HSI_N PRSNT# HSIN0_L HSI_N U PIE-W U U U Elitegroup omputer Systems IE / PIE GT-M.0 Size ocument Number Rev ustom ate: Friday, July 0, 00 Sheet of 0

22 R 0-0 USV USPWR 00 Mils Width F FUSE-.- VS V RER_SIE USPP USPN USP0P USP0N USPP USPN USP0P USP0N RN 0-PR P_P P_N P0_P P0_N U EMI 0.U-0 U.U-0 P_N P_P U G G US V -T0 T0 HOLE HOLE US V -T T HOLE G HOLE G U P0_N P0_P E0 0U-E USPWR R 0-O R 0 USPWR_R H- Jumper Short(-) USPWR_R(-) JP-Y U V VS USPWR_F R 0-0 F FUSE-.- USPWR USPWR_F USPWR_F USPWR_F(-) E 0U-E.U-0-O H- Jumper Short(-) JP-Y USPN USPP USPN USPP USPN USPP USPN USPP RN 0-PR-SH USP- USP USP- USP V.U-0-O SPI_WP SPI_MOS_OO SPI_SS SPI_MOS_II SPI_WP SPI_SS SPI_MOS_OO SPI_WP RN.K-PR lose to IH VSY 0 U T-S S V SK I ORG O SPI-ROM-S-M-O VS_SPI R K-0 SPI_ SPI_LKK SPI_MOS_II USPWR USPN USPP USPN USPP F_US USPN USPP USPN USPP USPWR RN 0-PR-SH USP- USP USP- USP USPWR F_US USPWR V SPI_S SPI_MOS_O SPI_LK SPI_MOS_I RN -PR SPI_SS SPI_MOS_OO SPI_LKK SPI_MOS_II U S V SK I ORG O SPI- USP- USP 0 0 KEY H-PE-Y USP- USP USP- USP 0 0 KEY H-PE-Y USP- USP SPI_ROM 拿掉 U(0) SPI-ROM--M Elitegroup omputer Systems US/SPI/Rear IO GT-M.0 Size ocument Number Rev ustom ate: Friday, July 0, 00 Sheet of 0

23 -V V V V V V V -V V V V V V PI PI PLK INT- INT-F P-0-O PLK PREQ-0 E- E- IRY_L EVSEL_L PLOK_L PERR_L SERR_L E- 0 PI.U-0 PI -V TRST -V TRST TK V TK V TMS TMS TO TI TO TI V V INT- V V INT- INT- V INT INT- INT-E INT-E V INT INT-F INT-F INT INT INT-E INT-G INT-G INT INT INT V INT V PRSNT N PRSNT N 0 N V 0 0 VS N V 0 VS PRSNT N P-0-O PRSNT N N VU P_PIRST_N N VU P_PIRST_N RST P_PIRST_N PLK RST LK V PGNT-0 PLK LK V PGNT- PGNT-0 PREQ-0 GNT 0 PREQ- GNT REQ PIPME_L P-0-O PREQ- REQ PIPME_L PIPME_L V PME 0 V PME V.V E-.V ISEL E-.V ISEL /E ISEL /E ISEL.V.V V.V E- E- /E.V FRME_L /E.V FRME_L FRME_L IRY_L FRME IRY_L FRME IRY TRY_L IRY TRY_L TRY_L EVSEL_L.V TRY EVSEL_L.V TRY EVSEL STOP_L EVSEL STOP_L STOP_L PLOK_L STOP PLOK_L STOP PERR_L LOK.V SMLK PERR_L LOK.V 0 SMLK PERR SONE 0 SMLK,,,, 0 SMT PERR SONE 0 SMT SMT,,,, SERR_L.V SO SERR_L.V SO SERR PR SERR PR PR E-.V PR E-.V PR /E /E.V.V PGNT- K_L PI-INT: INT:INT INT:INT INT:INTE INT:INTF 0 ISEL= REQ=PREQ0# GNT=PGNT0#.V V K V V PI-W /E0.V 0 V REQ V V R ISEL E-0 E-0 E-0 /E0.V.V REQ_L_ K_L V V 0 REQ_L_ K REQ 0 V V V V STOP_L PLOK_L PERR_L SERR_L FRME_L IRY_L TRY_L EVSEL_L REQ_L_ K_L REQ_L_ PR RN RN RN.K-PR.K-PR.K-PR V PI-INT: INT:INT INT:INTE INT:INTF INT:INTG PI-W ISEL= REQ=PREQ# GNT=PGNT# R ISEL V.U-0 V E 0U-E INT-F INT-E INT- INT- RN0.K-PR V Elitegroup omputer Systems PI Slot & GT-M.0 Size ocument Number Rev ustom ate: Friday, July 0, 00 Sheet of 0

24 KT KLK MT MLK F RV_L TPOK VSSW PS_ON_L PWRSW RTS_L TR_L TR_L SOUT RESETON_L RN PIRST_L PWROK PIRST_L PLTRST_L H-PE-W RN.K-PR F0 0-SH RVEN0 INE_L MO_L MTR_L S_L -RV IR_L STEP_L W_L WE_L TRK0_L WP_L RT_L HE_L SKHG_L install PEI when R 0-0-O R 0-0 RN RN F 0-SH RW HL S I S0 0 S S MOT ON IR STEP 0 W WG TR00 WP R T 0 SIE SK HNG F 0-SH 0 F 0-SH.K-PR.K-PR.K-PR 000P-0-O -RV.U-0 N 0P-P V VS V RN 0-PR V V USV PEI PSKM KT KN K KV KLK KN HOLE HOLE MT MN M 0 MV MLK MN HOLE HOLE HOLE PS-K-MS R0 0-0 PU_THERM SYS_THERM V V HM_R PS-K-MS 改成無彈片 HM_VP Short(-) Short(-) THERM. SENSING R 0K--O 00P-0 RJ(-) 0K RJ(-) 0K.U-0 RJ(-) 0K RT NT-0K--O VREFT GP_S GP_OM GP_IR LPT Enable Short(-).U-0-O R 0K-0 R 0K-0 R 0K-0-O PU_THERM.U-0 _VSTR VP THRMN I_L lose to Place the Pin VS VS V 修改 U Value:F U ITF LRQ0_L FWH LRQ0_L SIRQ LRQ# LFRME# 0 FWH FWH0 SIRQ PLTRST_L SERIRQ L0 FWH0 FWH, PLTRST_L LRESET# L FWH FWH K_P_M_SIO L FWH FWH K_P_M_SIO PILK L FWH K_M_SIO LKRUN#/GP0 K_M_SIO LKIN LPP# V _L _L RI_L # # RI_L TS_L RI# RI# TS_L 0 TR_L TS# TS# TR_L TR_L RTS_L TR# TR# RTS_L RTS_L SR_L RTS# RTS# SR_L SOUT SR# SR# SOUT SIN SOUT SOUT SIN SIN SIN SLT PR0 SLT 00 PE SLT P0 0 PR0 PR PE 0 USY PE P 0 PR PR USY 0 K_L USY P PR PR K_L 0 PR SLIN_L K# P PR SLIN_L 0 PR PINIT_L SLIN# P PR PINIT_L 0 PR ERR_L INIT# P PR ERR_L 0 PR F_L ERR# P PR F_L 0 PR ST_L F# P ST_L 0 ST# RVEN0 HE_L MO_L ENSEL# HSEL# WE_L MTR_L MTR# WGTE# 0 RT_L S_L MTR# RT# TRK0_L RV_L RV# TRK0# INE_L W_L RV# INE# WP_L IR_L WT# WPT# SKHG_L STEP_L IR# SKHG# STEP# RSMRST_L RSMRST_L RESETON_L RSMRST#/IRR/GP VI0/GP0 0 PIRST_L RESETON#/IRT/GP VI/GP GP_S,, PIRST_L PWROK PIRST#/SRRST/GP VI/GP GP_OM, PWROK PWROK/SRFET#/GP VI/GP GP_IR PIRST_L PIRST#/SRIO/GP VI/GP PIRST_L LE PIRST#/SRLK/GP VI/GP LE PIRST#/SRPRES#/GP0 SLP_L SLP_L I_L PSIN/GP PWRT_L PWRT_L SUS OPEN# PWRON#/GP LPPME_L SLP_L LPPME_L VSSW GP PME#/GP PWRSW ST PWRSW LE0 GP0 PNSWH#/GP PS_ON_L LE0 PWROK/GP PSON#/GP PS_ON_L MT KT MLK MST KT 0 KLK 0GTE_L MSLK KLK KRST_L 0GTE_L G0 KRST# KRST_L JS/GP0 JS/GP JSY/GP JSY/GP THRM_L JS/GP JS/GP THRM_L JS/GP JS/GP 0 IRR MIIOUT/GP IRR/GP 0 IRT V MIIIN/GP IRT/GP R0.K-0 SYS_THERM VIN_VS TMPIN SYS_THERM VIN_VQ TMPIN PU_THERM VIN_V TMPIN PU_THERM TPOK VIN_ TPOK HM_R VIN_V FN_TL FN VIN_V FN_T FN FNPWM FNPWM HM_VP VIN_ FN_TL/GP 0 FN VIN_VORE FN_T/GP FN RTV VREFT FN_TL/GP 0 VREF FN_T/GP THRMN VT L0 F0-0 R M-0.U-0 00U-E VH V V V 0 U-0 lose to Place the Pin 0 IO have to 0mil width IRT V.U-0-O IR H-PE--O IRR V V RTV.U-0-O.U-0.U-0.U-0-O U-0 Elitegroup omputer Systems SIO FFG/F GT-M.0 Size ocument Number Rev ustom ate: Friday, July 0, 00 Sheet of 0

25 LPT External onnection V PR0 PR PR PR PR PR PR PR PINIT_L SLIN_L ST_L F_L SLT PE USY K_L ERR_L V Modified /'0 LPT-0 LPT- LPT- LPT- LPT- LPT- LPT- LPT- -LPT-INIT -LPT-SLIN -LPT-ST -LPT-F LPT-SLT LPT-PE LPT-USY -LPT-K -LPT-ERR If you found anything wrong with this circuit,please contact with Jack Hu (Ext:) LPT- LPT- LPT- LPT- -LPT-INIT -LPT-SLIN LPT- LPT- -LPT-ST -LPT-F LPT-0 LPT- NPR N NPR NPR NPR -NPINIT N -NSLIN NPR NPR -NF N NPR0 NPR -LPT-ERR -LPT-K N LPT-USY LPT-PE LPT-SLT NPR NPR NPR NPR -NPINIT -NSLIN NPR NPR -NST -NF NPR0 NPR 0P-P-O 0P-P-O 0P-P-O 0P-P-O N-S RN RN RN RN V.K-PR-O.K-PR-O.K-PR-O.K-PR-O P N LPTV LPT-SLT LPT-PE LPT-USY -LPT-K NPR NPR NPR NPR NPR -NSLIN NPR -NPINIT NPR -LPT-ERR NPR0 -NF -NST R.K-0-O 0 0 LPT ONN-PR-LPT-O -NST NPR0 NPR NPR NPR NPR NPR NPR NPR -LPT-K LPT-USY LPT-PE LPT-SLT Selection design with LPT LPT ST F P0 ERR P PRNINIT P SLIN P P P 0 P P 0 K USY PE SLT H-PE- -NF -LPT-ERR -NPINIT -NSLIN -NST 0P-O OM coherence OM RTS_L TR_L SOUT RI_L TS_L SR_L SIN _L V RTS_L TR_L SOUT RI_L TS_L SR_L SIN _L 0 U V IN IN IN ROUT ROUT ROUT ROUT ROUT V OUT OUT OUT RIN RIN RIN RIN RIN 0.U-0-O VIN NRTS NTR NSOUT NRI NTS NSR NSIN N IN V -V N NSIN NSOUT NTR NSR NRTS NTS NRI OM SIN SOUT TR SR RTS TS RI 0 HOLE HOLE ONN-PR-OM STT-S.U-0-O N NSOUT NSIN NTR N NRI R 0K-0 Q N0-S R.K-0 E RI_L RI_L 000P-0-O NRTS NSR NTS NRI 0P-P N 0P-P Elitegroup omputer Systems I/O Ports GT-M.0 Size ocument Number Rev ustom ate: Friday, July 0, 00 Sheet of 0

26 External onnection USV VSY U,, PIE_WKE_L,, PIRST_L HSO_P_H HSO_N_L K_PE_00M_LN_H K_PE_00M_LN_L HSI_P_H HSI_N_L a k 新手提醒 : USPP USPN USPP USPN US-LN-00 U.V VS 供應.V pin 供應 VH.V pin 供應 VO.V pin 供應 N/ PIE_WKE_UP- PIE_LN_RST- LN_HSIP LN_HSIN K_PE_LNP K_PE_LNN LN_HSOP LN_HSON USV VS P U When you found some bug, please inform Ren(ext:) to update circuit. LN_HSOP/N 請接到 S 的 PIE R 端 LN_HSIP/N 請接到 S 的 PIE T 端 OM ifference b c d e f g h i l L- 0/00M Power ifference V j 0 R.K--0 V L Le 000M V US-LN-000 L R.K--0 F0-0.V VS 供應.V pin TRL.V pin TRL.V pin 供應.V pin 供應 VHO/VO VL LN_TIVE- PIE_LN_RST- PIE_WKE_UP- VLO/TR VV/VHO VU/VREF LTL LTL VVO LNRIS LN_HSIP/N 在 S 的 PIE T 端要記得放 coupling cap VS VL VL V.0U-0 V V VS US_ US_- US_ US_- MI MI- LN_LINK0_00- LNRIS VS VU/VREF U EMI VH d k LN_HSIP LN_HSIN VL/VL LN_TIVE- LN_LINK0_00- MI0 MI0- MI MI- R 0K-0 R 0-0 U a HSOP HSON MI0- MI- MI VL/VL MI- MI TIVE LINK TWSI_S TWSI_SL SPI_LK/VL SPI_S/LE_UP VL VL/VL SPI_O/VH VHO/VO U-0 VV/VHO U-0 VL/VL.U-0.U-0 VL/VL.U-0 TWSI_S TWSI_SL e VS 0U-0.U-0.U-0-O VH 改 0--0 E0 U-E.U-0 0.U-0-O TRL VL E VL VS VS TWSI_SL TWSI_S VS VL VVO VVO VHO/VO VL U U US- US MI0 MI0- MI MI- MI MI- MI MI- MI0 MI0- US_ US_- US_ US_- USV VS 0 0.U-0-O.U-0 ER.--0 VS b ER.--0.U-0-O VHO/VO c SPI_O/VH R 0-0 VH.U-0 ER.--0 ER0.--0 SPI_LK/VL R 0-0 VL VL R 0-0-O VL/VL R 0-0 LTL VL R 0-0-O VL/VL R 0-0 LTL VL -M VS VV/VHO R0 0-0 VLO/TR R 0-0 TRL VH VHO/VO VU/VREF VS P-0 P-0 RN 0-PR-O SPI_S/LE_UP R 0K-0 R 0 LN VHO/VO VV PERSTn WKEn VLO/TR VV/VHO VU_VL/VGP VL TLO 0 TLI VL RIS.K P LE_LINK0_00n LE_Tn VL VL / VL R_N R_P VL REFLKP REFLKN 0 VL T_P T_N R TP0 / TRP0 TN0 / TRN0 VH VL RP / TRP RN / TRN VH TRP TRN VL/VL TRP TRN 0 E R 0-0 VL N TESTMOE SMT VL SMLK TWSI_T 0 TWSI_LK SPI_LK / VL SPI_S / LE_UPLEn SPI_I / LE_Link000n SPI_O / VH R 0-0 Q0 N0-S R 0-0 VVO.U-0 0 K_PE_LNP.U-0 K_PE_LNN.U-0.U-0 LN_HSOP LN_HSON EEP 0 0-S V WP SL S R 0K-0 Q H0- j l R0.K-0 R.K-0 E R 0-0-O F F0-0 0U-E.U-0.U-0.U-0.U-0.U-0 Strap: for VL Power in =.V F F0-0 h i R 0-0-O U-0.0U-0-O.U MI0 MI- MI MI- close to connector SRVO--O U VS SRVO--O U LINK US- US TIVE U Link 0/00/000: Green on ctive: Yellow blinking f USLN V -T T G H_US G H_US g.u-0.u-0 V -T0 T0 H_US G H_US G MI MI- TT(P0) 0 T GLE(P) T- OLE(P) 0 T YLE(P) T- V(P) T H_LN G T- H_LN G T H_LN G T- H_LN G RT(P0) US-LN-000 MF 0-PR SU US US- US US- U ll terminator close to LN chip. ER.--0 ER.--0 ER.--0 ER.--0.U-0-O MI MI- VS PIE LN Le/L- SU MI MI- MI U VS Elitegroup omputer Systems Size ocument Number Rev ustom GT-M.0 ate: Friday, July 0, 00 Sheet of 0

G31T-M3 Rev :1.0. ( P4 LGA775P Processor with DDR2 SDRAM Mainboard ) PDF Created with deskpdf PDF Writer - Trial ::

G31T-M3 Rev :1.0. ( P4 LGA775P Processor with DDR2 SDRAM Mainboard ) PDF Created with deskpdf PDF Writer - Trial :: T-M Rev :.0 PF reated with deskpf PF Writer - Trial :: http://www.docudesk.com SHEMTIS TLE: Page Index ------- ------------------------ 0 over Sheet System lock iagram P LP Part P LP Part P LP Part P LP

More information

T12. ( P4 478P Processor with Dual Channel DDR SDRAM Mainboard ) Rev :1.0A. Page Title of Schematic : Schematics Version History Table :

T12. ( P4 478P Processor with Dual Channel DDR SDRAM Mainboard ) Rev :1.0A. Page Title of Schematic : Schematics Version History Table : Schematics Version History Table : Job Schematics esigner Layout ompany pproval T Rev :.0 ircuit Ver. P Ver. Total Page Modificatory Page ate Signature.0.0.0.0 ** Seeing the version history in last pages.

More information

Model Name: 8I945GMF. Revision 1.0

Model Name: 8I945GMF. Revision 1.0 Model Name: IGMF SHEET TITLE Revision.0 SHEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER SHEET LOK IGRM OM & P MOIFY HISTORY P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI GMH-LKEPORT_INT

More information

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103 core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S

More information

EUCLID SPB. Model Name: 8I945GME. Revision 1.0 REAR AUDIO JACK DISCRETE POWER VCORE PWM_ISL6556 ATX, OTHERS POWER RTL8110S/RTL8100C FRONT PANEL

EUCLID SPB. Model Name: 8I945GME. Revision 1.0 REAR AUDIO JACK DISCRETE POWER VCORE PWM_ISL6556 ATX, OTHERS POWER RTL8110S/RTL8100C FRONT PANEL SHEET 0 0 0 0 0 0 0 0 0 0 0 Model Name: IGME TITLE Revision.0 SHEET TITLE OVER SHEET LOK IGRM OM & P MOIFY HISTORY 0 P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion

More information

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Generated by Foxit PDF Creator Foxit Software   For evaluation only. I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software

More information

BIOSTAR GROUP VER:6.7. uatx. 775 CPU, FSB1066, PCI-Ex16, PCI-Ex1,DDR-II* 2, 10/100 LAN,PCI*2

BIOSTAR GROUP VER:6.7. uatx. 775 CPU, FSB1066, PCI-Ex16, PCI-Ex1,DDR-II* 2, 10/100 LAN,PCI*2 TITL over She_ lock iagram General Spec. hange Lise omponent Size Processor North ridge South ridge lock Synthesizer) Sdram imms PI-x Slot Pci Slot PI-x Slot I onnectors TX Power & ypass P OM, PS, US,

More information

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_

More information

A L A BA M A L A W R E V IE W

A L A BA M A L A W R E V IE W A L A BA M A L A W R E V IE W Volume 52 Fall 2000 Number 1 B E F O R E D I S A B I L I T Y C I V I L R I G HT S : C I V I L W A R P E N S I O N S A N D TH E P O L I T I C S O F D I S A B I L I T Y I N

More information

PCIextend 174 User s Manual

PCIextend 174 User s Manual PIextend 7 User s Manual Preliminary M6- February Sycard Technology 8-F Miraloma Way Sunnyvale, 98 (8) 79- (8) 79- FX PIextend 7 User s Manual Page. Introduction Sycard Technology's PIextend 7 PI extender

More information

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

MA1 SYSTEM BLOCK DIAGRAM. Intel Dothan/Yonah Processor. 478 ufcpga. VinaFix.com P3,4. FSB 533/400MHz. Alviso-GM GMCH PCI-EXPRESS 82875GM/GME

MA1 SYSTEM BLOCK DIAGRAM. Intel Dothan/Yonah Processor. 478 ufcpga. VinaFix.com P3,4. FSB 533/400MHz. Alviso-GM GMCH PCI-EXPRESS 82875GM/GME M (.V &.VSUS ) P M SYSTEM LOK IGRM 'TL.M S ( VP.V ) S ( VG_ORE ) M ( VPU & VPU) M ( PU_ORE ) TTERY HRGER TTERY SELET ISHRGE TO Port Replicator MI IN JK P H (PT OR ST) V YV H(PT & P ST)/-ROM/US F Line-in

More information

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT + 0 uf SM or LMMPX-J REG_V VIN VOUT + 0uF 0 0.uF U R 0.0K % J R.K % REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

PCB NO. DM205A SOM-128-EX VER:0.6

PCB NO. DM205A SOM-128-EX VER:0.6 V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V

More information

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10 I U N R 00K RSIN* RST S N.0u Y LK TP RP K L TP USY INT0 INT RISMINT P.0 P. P. P. P. P. P. RY OL RX0 TX0 T P.0 P. P. P. S* S* S* S* RROR* SLK U LKIN LKOUT LKOUT LKIN LKOUT OSOUT 0 OSOUT L L RSIN* L 0 0

More information

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s A g la di ou s F. L. 462 E l ec tr on ic D ev el op me nt A i ng er A.W.S. 371 C. A. M. A l ex an de r 236 A d mi ni st ra ti on R. H. (M rs ) A n dr ew s P. V. 326 O p ti ca l Tr an sm is si on A p ps

More information

PTN3356 Evaluation and Applicaiton Board Rev. 0.10

PTN3356 Evaluation and Applicaiton Board Rev. 0.10 E PTN Evaluation and pplicaiton oard Rev. 0.0 REVISION STORY : ------------------------------------- 0. June 0, 0 - ase on PTN_ONLY_REV.SN 0. July, 0 - OM changes due to long lead time items, LEs 0. July,

More information

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2 VUS R V_IN V TO.V SETION.V SI_RX SI_TX 0E R PINOUT HEK MINISM00F- Resettable Fuse F 00m WHITE 00nF U GN EN IN IN TPS PG nc OUT OUT 0k R 0.V 00nF Power_Good MIRO US IS INITE S ON TX RX 0.uF VUS TR RI GN

More information

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO

More information

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History 0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00

More information

Cover Sheet. Block Diagram DDR SLOT DDR TERMINATOR AGP SLOT PCI SLOTS LAN CONTROLLER

Cover Sheet. Block Diagram DDR SLOT DDR TERMINATOR AGP SLOT PCI SLOTS LAN CONTROLLER over Sheet lock iagram MIN LOK EN & R LOK UFFER MS- VERSION: SIS / HIPSET Willamette/Northwood pin mp- Processor Schematics mp- INTEL PU Sockets SIS / NORTH RIE R SLOT R TERMINTOR - - SIS SOUTH RIE - PU:

More information

MSP430F16x Processor

MSP430F16x Processor MSP0x Processor V_. V_ V_. U Vcc Vcc R 0K SW, ETHER_T_00, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0 P.0/TLK P./T0 P./T P./T P./SMLK P./T0 P./T P./T /RST/NMI 0.u P UTTON_

More information

SVS 5V & 3V. isplsi_2032lv

SVS 5V & 3V. isplsi_2032lv PU 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF FLSH.0uF.0uF.0uF 0.0uF ata uffer.0uf.0uf.0uf.0uf SVS V & V.0uF.0uF.0uF isplsi_0lv.0uf.0uf

More information

XIO2213ZAY REFERENCE DESIGN

XIO2213ZAY REFERENCE DESIGN XIOZY REFERENE ESIGN XIOZY Reference Size ocument Number Rev ate: Wednesday, September, 00 Sheet of TP+ TP- TP+ TP- TPIS TP+ TP- TP+ TP- TPIS TP0+ TP0- TP0+ TP0- TPIS0 REFLK+ REFLK- V_ V_ V_ORE PLLV_ORE

More information

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL UIO-OUT& U&.SH Sirius-Tx- +V-SY Sirius-Rx- -S -SL - S MU MU.SH M&M M&M.SH M ST M-SMETER E-PLL +V- +V- T-IN T-IN T-LK +V-STY +V-STY T-OUT ate: -Sep-00 Sheet of ile: :\aa\t. rawn y: RS-Tx RS-Rx R- STYUS

More information

P a g e 5 1 of R e p o r t P B 4 / 0 9

P a g e 5 1 of R e p o r t P B 4 / 0 9 P a g e 5 1 of R e p o r t P B 4 / 0 9 J A R T a l s o c o n c l u d e d t h a t a l t h o u g h t h e i n t e n t o f N e l s o n s r e h a b i l i t a t i o n p l a n i s t o e n h a n c e c o n n e

More information

CONTENTS: REVISION HISTORY: NOTES:

CONTENTS: REVISION HISTORY: NOTES: ONTENTS: PGE - ONTENTS PGE - POWER, XOS PGE - SI, SI, JTG PGE - S/eMM, US, HMI, GPIO, OMPOSITE PGE - SOIMM REVISION HISTORY: V.0 - /0/0 NOTES: These reduced schematics omit core SMPS and LPR circuitry

More information

HF SuperPacker Pro 100W Amp Version 3

HF SuperPacker Pro 100W Amp Version 3 HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project

More information

GIGABYTE GA-6OXT Reference Schematics

GIGABYTE GA-6OXT Reference Schematics E GIGYTE G-OXT Reference Schematics Revision :.0 TITLE OVER SHEET INTEL PIII SOKET-0 GMH (INTEL EP ) SRM SOKET (IMM,IMM,IMM) GP SLOT IH (INTEL 0) LOK SYNTHESIZER PI SLOTS ( PI,PI,PI,PI,PI ) FWH ( SST SL00

More information

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by: Table of ontents Notes lock iagram FXL000L / MU ircuit Power and attery harger ircuit Rev escription Revisions Original Release Remove signal line U- pin and add additional signal line between J-pin0 and

More information

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown

More information

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector. R SPIF output Power LO R SPIF input x Flash POR PWM LE x R* Lightning() P x pin Type connector US pin For Lightning & P T QFN RE PLY H Sel T PLY x PM Ext. MU H Sel T RE x S NE OP R* Size ocument

More information

MS-6524 SIS 645/650 CHIPSET Willamette/Northwood 478pin mpga-b Processor Schematics

MS-6524 SIS 645/650 CHIPSET Willamette/Northwood 478pin mpga-b Processor Schematics Last Schematic Update ate: // MS- SIS / HIPSET Willamette/Northwood pin mpg- Processor Schematics PU: Willamette/Northwood mpg- Processor System rookdale hipset: SIS / (North ridge) + (South ridge) On

More information

VIA Apollo ProMedia Board Schematics

VIA Apollo ProMedia Board Schematics VI pollo ProMedia oard Schematics 0TF TITLE SHEET No. OVER SHEET SOKET 0 PROESSOR, NORTH RIGE VT0/, SOUTH RIGE VT/, LOK SYNTHESIZER GTL+ US N PULL UP RESISTORS SRM IMM SLOTS / 0 PI SLOT & PI SLOT PI SLOT

More information

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1. R * SPIF output x Power LO R * R R SPIF input x POR Flash PWM LE x PM00 Lightning() P 0x0 0pin Type connector US 0pin For Lightning & P T0 RE PLY0 PLY H Sel Stereo T0 PLY0 T0 0x PLY 0x PM00 R Ext. MU H

More information

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V JK_P JP V V L 0u/N F FUSE() FUSE E 0uF/V E. V L 0u/N V 00nF 00nF V, R 00K 00nF U MP IN EN SS OMP 0nF S SW F 0.nF R K SW L u R.K_% R 0K_% V E 0uF/V V,,, ST-V V 00nF.uF 00P SS W ST-V E 0uF/V E 00nF TO U

More information

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11 Table of ontents Notes lock iagram isplay and Tower onnectors MU & apacitive Touch kt Rev X X escription Revisions Initial Release ate -JUL- pproved hanged Power L colours-jul- Removed J and J dded J &

More information

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B IS_IRQ V._0._0._0 O NOT IS_IRQ R K_0._0.0_0 J J.0_0 0 RV_RESET V RV_RESET V TP J IS TEST._0 TP V X [0..] [0..] GN GN -I/O H K RESRV V 0 IRQ V -V REQ -V U 0WS 0 0 V 0 -IO_HRY._0 GN -I/O H RY 0 -SMEMW EN

More information

All use SMD component if possible

All use SMD component if possible R0 0K MF SW0 NEXT R0 0R LE0 STNY & POWER ON GN R0 SW0 PREV R 0 MF R 0 MF R 0K MF R0 K MF SW0 FF GN SNP OFF OR GN Q0 S Q0 S LE R k R k 00n R 0K MF M0 R0 K MF SW0 FR +V() Q0 R 0K MF GN R0 0 R 0 GN VF_on_off

More information

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N P REVISION REOR J SP88 0 - RE N_JK P 90-00_-POS TP # - Remove these components to stack north # - Populate these components to stack north Use k Resistors or adjust as needed Header - Molex 90-0 PITORS,

More information

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115 PL ENOER OUNTER / PWM MOTOR ONTROL / GLUE LOGI PL YPSS PITORS LE0 LE LE LE ESTOP_U ESTOP_IRQ _USY _IN _OUT _/S _/S _OUT _IN _SLK 0.uF +.V 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF P0.[0:] [0:] 0 P0. P0. P0. P0.

More information

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1. Project: ate Version Items V.0 RWN Y PORJET SIM800+SIM8M_VTS Reference ONTENT HEKE Y V.0 SHEET of 7 POWER POWER -0V F0 0 L0 VIN LO X0 SM0 SWRH07 uh T-PIN-X TVS0 Z0 + 0 VT U0 VZ=V,Pd=W SM7 00uF V GN VOUT

More information

A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface.

A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface. S J TXR0 TXR TXR TXR[:0] TXR TXR LK TX[:0] TX0 TX TX0 TX TX TX TX TX TX TX TX TX TX TX TX TX R 0K R 0K J J0 PIV R 0K TXPR R0. H/E0 H/E H/E TXLV TXSO J J HRST HLK HPERR HGNT HISEL HEVSEL HSTOP HTRY HIRY

More information

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0 Fiber LE RJ M RYSTL EEPROM SRM & FLSH POWER PWRJK Jumper for GPIOs URT Realtek Semiconductor orp. RTL(M)_FHG_V.0 Size ocument Number Rev lock diagram.0 ate: Tuesday, November, 00 Sheet of ,, /ISGPIOSTP

More information

I M P O R T A N T S A F E T Y I N S T R U C T I O N S W h e n u s i n g t h i s e l e c t r o n i c d e v i c e, b a s i c p r e c a u t i o n s s h o

I M P O R T A N T S A F E T Y I N S T R U C T I O N S W h e n u s i n g t h i s e l e c t r o n i c d e v i c e, b a s i c p r e c a u t i o n s s h o I M P O R T A N T S A F E T Y I N S T R U C T I O N S W h e n u s i n g t h i s e l e c t r o n i c d e v i c e, b a s i c p r e c a u t i o n s s h o u l d a l w a y s b e t a k e n, i n c l u d f o l

More information

T h e C S E T I P r o j e c t

T h e C S E T I P r o j e c t T h e P r o j e c t T H E P R O J E C T T A B L E O F C O N T E N T S A r t i c l e P a g e C o m p r e h e n s i v e A s s es s m e n t o f t h e U F O / E T I P h e n o m e n o n M a y 1 9 9 1 1 E T

More information

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page Intel Edison reakout Sept/0 V to V rick Power Supply V power supply and battery recharger SPI GPIO Intel Edison PWM I S URT 0 0" header US 0TG URT Level Shifter URT US FTI P P lient US Micro Type- lient

More information

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14 A ISIONS ZONE LTR ESRIPTION ATE APPROVE A INITIAL RELEASE --_0:0 J 0 0 0,,,, AF JP PAR [:0] ON PIV 0 SO LAV EN LK PHYS M LK STAT_A M0 M R R R R R R R 0K J J AR AR[:0] AR AR AR AR0 AR AR[:0] AR AR AR AR0

More information

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used! JP RS_SELET V For max ROUT is low when RIN is disconnected enabling the MX (RS-) This will not work if MX is used! V On Front Panel -F (To Pg.) RS- RE_ RE_ RV_Y RV_Z 0.uF V U MXUK STR U- H G U MX 0 Y Z

More information

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1 isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty

More information

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP.

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP. . NV.V 00PF 00PF 00PF 0.UF 0.UF 0.UF 0.UF 0UF 0UF 0 0.UF 0.UF.V TO- -pin package Semtech Z, Unisem US0 00 NV O- RG-PWR-IN.V@ /- 0mV 0UF 00PF 00PF 0 00PF 0UF 00PF 0UF 0 0.UF 0 00PF 0.UF 0 O0 U POWR SNS

More information

VISE (MS-6715) Intel (R) Springdale (GMCH) + ICH5 Chipset Intel Northwood & Prescott mpga478b Processor

VISE (MS-6715) Intel (R) Springdale (GMCH) + ICH5 Chipset Intel Northwood & Prescott mpga478b Processor over Sheet lock iagram Revision History - ntel mpg PU - Signals ntel mpg PU - Power ntel Springdale - Host Signals ntel Springdale - Memory Signals ntel Springdale - GP & LT Signals ntel H - P & E & Signals

More information

Trade Patterns, Production networks, and Trade and employment in the Asia-US region

Trade Patterns, Production networks, and Trade and employment in the Asia-US region Trade Patterns, Production networks, and Trade and employment in the Asia-U region atoshi Inomata Institute of Developing Economies ETRO Development of cross-national production linkages, 1985-2005 1985

More information

Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds.

Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds. lock iagram Ethernet PoE Level Translators SPI HNSHKE URT tmega U US ISP MHz User button Leds Wi-Fi Module U GPIO Headers micros US US Host MHz lock iagram Size ocument Number Rev Yun ate: Thursday, January,

More information

Scalar Diagram & C.B.A

Scalar Diagram & C.B.A XLFH LC C _0.U Z A A U I/O I/O VGA_PC_V V I/O I/O AZC-0 RAI L Z0 R F C 0.0U V RE RE VGA_CL VGA_A R F R F R F R F R F R _ F C _.P C R 0 C 0.0U V AI- RE-.V VGA_PC_V C C R 00 J R 00 J HY R R K J Q VGA_WP

More information

HIgh Voltage chip Analysis Circuit (HIVAC)

HIgh Voltage chip Analysis Circuit (HIVAC) ate: esigner: RWING NO: SLE: SHEET: OF TOP MK HIgh Voltage chip nalysis ircuit (HIV) March H_I_RSEL H_I_RSEL H_I_SEL H_I_ H_I_ H_I_ H_I_SEL H_I_SW H_I_S H_I_S H_I_S H_I_P H_I_P H_I_P H_I_P H_I_PSH H_I_PSL

More information

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE LX UGHTER RS TLE OF ONTENTS SL NO. ONTENTS PGE NO REV TLE OF ONTENTS VERSION HISTORY VERSION.0.. LOK IGRM URT-0 INTERFE N US INTERFE URT INTERFE PROFI US & SOFT IR INTERFE SOFT URTS REV NO. NTURE OF HNGE

More information

3V3 DECOUPLING DS90LV018A MCLKTON 4U7/10V +/-10% C196 +/-10% LCLK1IN+ NMCLKTON SK18 74LS123 MULTI +/-5% C N C94 10N

3V3 DECOUPLING DS90LV018A MCLKTON 4U7/10V +/-10% C196 +/-10% LCLK1IN+ NMCLKTON SK18 74LS123 MULTI +/-5% C N C94 10N 0 THIS RWG ONORMS TO.S. -T-0-00-0- U/0V +/-% 00N +/-0% 0N +/-0% U/0V +/-% 00N +/-0% 0 0N +/-0% R R 0R % P/0V +/-% K % U S YLLOW U 0 U U S0LV0 MLKTON /R S S R SK LS MULTI U/0V +/-% 00N +/-0% 0N +/-0% LLK+

More information

OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP

OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP MU ROOTIS / ORO MU_NRESET R_[0..] R_[0..] R_ R_ R_ R_ R_ R_0 R_0 R_ R_ R_ R_ R_ R_ OTG_S_VUS OTG_S_N OTG_S_P OTG_S_I OTG_S_O OTG_S_PWR OTG_S_I OTG_S_N OTG_S_P OTG_S_O OTG_S_VUS UT_USER UT_USER SW_USER

More information

Exhibit 2-9/30/15 Invoice Filing Page 1841 of Page 3660 Docket No

Exhibit 2-9/30/15 Invoice Filing Page 1841 of Page 3660 Docket No xhibit 2-9/3/15 Invie Filing Pge 1841 f Pge 366 Dket. 44498 F u v 7? u ' 1 L ffi s xs L. s 91 S'.e q ; t w W yn S. s t = p '1 F? 5! 4 ` p V -', {} f6 3 j v > ; gl. li -. " F LL tfi = g us J 3 y 4 @" V)

More information

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2 SEGMENT LE ISPLY R MUX MUX MUX MUX R nf SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ U R xt P P P P P P P P MX MX ss SL S P P P P P P P P nf S SEG_SL SEG_S SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_I_SL_

More information

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31] V. V. V. V. PI_RX URT LK URT TX PI_RX _TS_EXPHR _RX_EXPHR _RX_EXPHR Uarts URT TS URT RTS URT TX URT RX PS LOK PS T PS LOK PS T URT TX URT RX URT TX URT RX V. V. Ethernet ETH RX[0:] ETH RXV ETH RXER ETH

More information

MT9V128(SOC356) 63IBGA HB DEMO3 Card

MT9V128(SOC356) 63IBGA HB DEMO3 Card MT9V(SO) IG H MO ard Page escription Page lock iagram Pinout Sensor Power Supply VideoOut_lock_Reset xternal Interface Rev Who ate escription Rev 0.0 jwrede 0/0/0 ase Schematic for ustom esign Rev 0. aralex

More information

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D?

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D? L P.O. O X 0, N L R. PROROUH, ONRIO N KJ Y PHO N (0) FX (0) 0 WWW.RYSON. ate : Size : 000 File : OVRLL SHMI.Schoc Sheet : 0 of 0 Rev : rawn : 0.0 0K K 0K K 0K0 0K0 0K0 0K0 0K0 00K R K0 R K 0R??? 00N M?

More information

MS Version 0A 06/21/2001 Update. CPU: Willamette/Northwood mpga-478b Processor. System Brookdale Chipset:

MS Version 0A 06/21/2001 Update. CPU: Willamette/Northwood mpga-478b Processor. System Brookdale Chipset: over lock iagram GPIO Spec. lock Y & T IE ONNETORS MS- Version // Update INTEL (R) rookdale hipset Willamette/Northwood pin mpg- Processor Schematics mpg- INTEL PU Sockets - INTEL rookdale MH -- North

More information

Power. I/O Extensions. CPU Extensions. JADE-D Subsystem

Power. I/O Extensions. CPU Extensions. JADE-D Subsystem XXSvideo- Revision: P. Power WI V_ORE_PG WI V_ORE_PG Reference I: 00 # WI PU Extensions HOST_SPI[..0] SPI_0[..0] PU_[..] PU_[..0] MEM_TRL[..0] MEM_RY VIN0_[..0] HOST_SPI[..0] S PI_0[..0] PU_[..] PU_[..0]

More information

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2 --00_: RV;E,F,G,H,J,K,L,M,N,P,R V;H,H,J,J,K,K,L,L,M,M,N,N,P,P V;,,,,,,,E,E,F,F,G,G SMOE MOE S EXP EXP EXP0 HIPI HIIPI HIPI HIPI0 EXTFILTER GN_ GN_0 IN- IN+ EN- EN+ VREF V_ES N RY PLK PULK LK SYN SYN SYN

More information

POWER Size Document Number Rev Date: Friday, December 13, 2002

POWER Size Document Number Rev Date: Friday, December 13, 2002 R0 [ /W 0 0.00uF/00V - D0 KP0M L0 L D0 N 0 00uF/00V 0 0.uF R0 M [ /W R0 M [ /W R0 M [ /W R0 M [ /W 0 0.00uF/KV D0 PS0R 0 0uF R0 00K [ W D0 FR0 R0 0 [ /W O O T0 O,, POWER X'FMR 0, D0 DQ0 R [ /W 0.00uF/00V

More information

H-LCD700 Service Manual

H-LCD700 Service Manual H-L00 Service Manual FULT ESIPTION: SOUN onfirm the volume isn t in silent mode before check. heck I0 () plug has audio output or not Speaker damaged heck I0 has supply V or not heck power heck I0 () plug

More information

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160 Service Service Service W-V0 0-0 Product Service Group udio Service Information lready published Service Informations: ORRTION TO SRVI MNUL elow are corrections to the circuit diagram parts list: OMI OR

More information

Power. Video out. LGDC Subsystem

Power. Video out. LGDC Subsystem Power LE_UX# LG Evaluation System: Mainboard Revision: P Reference I: 00 # Video out LG Subsystem _N[..0] SM[..0] I[..0] LE_UX# _N[..0] SM[..0] I[..0] LE_UX# _N[..0] SM[..0] I/O ISP_LK I[..0] ISP_[..0]

More information

S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3.

S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3. Title Page lock iagram MU & rduino Headers OSM & Power Supply On-board Peripherials Revisions Rev escription ate -Jun- V.0 -Feb- pproved Microcontroller Product Group 0 William annon rive West ustin, T

More information

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5. Size FSM No. WG No. Rev of 9 Galen Street Floor M 0 US MP0EMO Schematic -- MU and Symbol V V P P P P P 9 P0 0 P P P P0 VE V REFYP V P PK P P P 9 P 0 P0 P P P V P P P P9 P P P0 P P 9 P 0 P P P9 P P P P

More information

NHT Pro. A20 Digital Meter. From Low. Voltage 3 R814. Power 3. Supply. From Left Power Amp. From. Rigjht 2. Amp R810 4.

NHT Pro. A20 Digital Meter. From Low. Voltage 3 R814. Power 3. Supply. From Left Power Amp. From. Rigjht 2. Amp R810 4. igital Meter R0.K V 0 0.UF U0 R 0 V R0 K 0 0.uF 0.V R9 R K K V V V 0 09 0 N0 0UF/V Low 0UF/V 00UF/V R R 00K 00K 0 pf Left N0 0 N N 0 VR0 0K 0 0.uF R 0M 0 0.uF k U0 9 0 V0 0.uF N0 V PI 0 09 R R 0 SPL GREEN

More information

2 Notes 3 MC9S08LG32CLK 4 Touch Sensors 1 5 Touch Sensors 2 6 Power 7 OSBDM 8 USB COM

2 Notes 3 MC9S08LG32CLK 4 Touch Sensors 1 5 Touch Sensors 2 6 Power 7 OSBDM 8 USB COM Table of ontents Notes MS0LGLK Touch Sensors Touch Sensors Power OSM US OM L Revisions Rev escription X First raft X Replaced, M RN with sigle resistors Updated Power section Swapped LE_ER, with ER, to

More information

Executive Committee and Officers ( )

Executive Committee and Officers ( ) Gifted and Talented International V o l u m e 2 4, N u m b e r 2, D e c e m b e r, 2 0 0 9. G i f t e d a n d T a l e n t e d I n t e r n a t i o n a2 l 4 ( 2), D e c e m b e r, 2 0 0 9. 1 T h e W o r

More information

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board ZRMZN0000KITG rimzon evelopment oard Kit PUG000-0 Product User Guide Introduction Zilog s ZRMZN0000KITG rimzon evelopment oard Kit is designed for use as a target with the rimzon In-ircuit Emulator (ZRMZNIE0ZEMG).

More information

I N A C O M P L E X W O R L D

I N A C O M P L E X W O R L D IS L A M I C E C O N O M I C S I N A C O M P L E X W O R L D E x p l o r a t i o n s i n A g-b eanste d S i m u l a t i o n S a m i A l-s u w a i l e m 1 4 2 9 H 2 0 0 8 I s l a m i c D e v e l o p m e

More information

M13 M14 FQP FFP VC1 VC2 VC3 MIX ATNEXPOT ADSR1 BM-VCF FAH1 FAW1 H W ATNEXPOT LFO FAH2 FAW2 H W +10VR FFP BP FQP FAH1 FAW1 FAH2 FAW2 R2 100K M15

M13 M14 FQP FFP VC1 VC2 VC3 MIX ATNEXPOT ADSR1 BM-VCF FAH1 FAW1 H W ATNEXPOT LFO FAH2 FAW2 H W +10VR FFP BP FQP FAH1 FAW1 FAH2 FAW2 R2 100K M15 MP_ MP_ MIIV JP HEE JP V0 V V V S_0 S_ S_0 S_ MIILK STTSTOP ESET SMP_ SMP_ HEE JP 0V 0V 0V 0V 0V 0V 0V 0V HEE X 000 JP9 000 MII VP VP 9 0 POTSLE POTH POTL POTSLE POTSLE POTH POTL POTSLE 9 0 HEE X 000 HEE

More information

h : sh +i F J a n W i m +i F D eh, 1 ; 5 i A cl m i n i sh» si N «q a : 1? ek ser P t r \. e a & im a n alaa p ( M Scanned by CamScanner

h : sh +i F J a n W i m +i F D eh, 1 ; 5 i A cl m i n i sh» si N «q a : 1? ek ser P t r \. e a & im a n alaa p ( M Scanned by CamScanner m m i s t r * j i ega>x I Bi 5 n ì r s w «s m I L nk r n A F o n n l 5 o 5 i n l D eh 1 ; 5 i A cl m i n i sh» si N «q a : 1? { D v i H R o s c q \ l o o m ( t 9 8 6) im a n alaa p ( M n h k Em l A ma

More information

J400 C UF,50V,20% V-STBY 10.0K,1%,1/4W R63 R61 1M,5%,1/4W V-STBY R K,1%,1/4W AC-OK RY3A R11INT 1 NC NO COM 47K,5%,1/4W R11

J400 C UF,50V,20% V-STBY 10.0K,1%,1/4W R63 R61 1M,5%,1/4W V-STBY R K,1%,1/4W AC-OK RY3A R11INT 1 NC NO COM 47K,5%,1/4W R11 MNL-PIN J MNL-PIN J MNL-PIN J MNL-PIN J J00-00 MNL-PIN J MV J MNL-PIN PHS-REF (Sh. ) IN-RET (Sh.,) -OK (Sh. ) HOT-IN 0V(US) 00V(INT) MV LIN-XFER (Sh. ) +V OOST (Sh. ) TRIM (Sh. ) MNL-PIN MNL-PIN 0V(US)

More information

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF.

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF. POWER_KEY POWER_OFF US_IN WKEUP H_ET HG_STTUS PLYKEY +VRT VT VUS +VRT LI_.V LI_.V VUS VT VTT VTT VTT +V +V +V +V VTT V +V T uf uf R k R k uf uf R k R k VIN VOUT U XPM U XPM Vbat ON ON ON ON KW ON/OFF KW

More information

DP CoiNel Technology Solutions LLP GND GND GND GND. ETH_RST is connected to P1.28 GND GND GND GND GND GND GND GND GND ED 1. Vcc O 3 GND IOGND 35

DP CoiNel Technology Solutions LLP GND GND GND GND. ETH_RST is connected to P1.28 GND GND GND GND GND GND GND GND GND ED 1. Vcc O 3 GND IOGND 35 V K R L FR nf nf Vcc E O MHZ_LK ENET_REF_LK ENET_MIO ENET_M MHZ_LK.K R Y OS_MHz LE_LK LE_SPEE LE_T nf is connected to P. ENET_TX ENET_TX ENET_RS ENET_RX ENET_RX ENET_REF_LK ENET_M ENET_MIO nf ENET_TX ENET_TX

More information

Am186CC and Am186CH POTS Line Card

Am186CC and Am186CH POTS Line Card RVISION HISTORY RV. T INITILS.0 // JSK m and mh POTS Line ard Reference esign NOT: The purpose of this design is to illustrate how to connect some of the M digital blocks together. It is not intended to

More information

Quickfilter Development Board, QF4A512 - DK

Quickfilter Development Board, QF4A512 - DK Quickfilter evelopment oard, QF - K nalog Inputs - U +.V +.V J N hannel J N hannel J N hannel J N hannel U +.V +.V U +.V U +.V Prototyping rea J J Optional +V External Power x Header 0." US onnector U

More information

3.3V_MCU D N5 D N2 BAV99 D N4 BAV99 D N13 3 BAV99. ESD solution 0.01U TP1 TP2 R4 75 R3 75 R5 75 TP3 TP4 TP6 TP8 R+ G+ B+ R 35 TP11. A-detect C 77 0.

3.3V_MCU D N5 D N2 BAV99 D N4 BAV99 D N13 3 BAV99. ESD solution 0.01U TP1 TP2 R4 75 R3 75 R5 75 TP3 TP4 TP6 TP8 R+ G+ B+ R 35 TP11. A-detect C 77 0. .V_MU.V_MU N V0LT P V N V N V N V N V 0.0U ES solution 0 0.0U J 0.0U J 0.0U J PV TP 0.U U 0 V WP SL VSS S T0 R 0 0 R R.K.K _WP_ R.K SU_SL SU_S SU_S R.V TP TP TP TP0 G J 0 00 TP TP TP TP TP TP R R R R R+

More information

PCnet-FAST+ Am79C PQFP

PCnet-FAST+ Am79C PQFP NOTE: Place bypass caps close to power pins. EEPROM Pnet-FST+ m 0 PFP EEPROM Revision ate rawn omments 0 S Initial Release. NetPHY-LP LT Reference esign 0// S // // RF NetPHY-LP_LT_ Wednesday, ugust, NetPHY-LP

More information

0603/15p/10v L R/100MHz. 100nF/50V. 100nF/16V. 100nF/50V C105 C106 C108 C107 GND GND GND GND

0603/15p/10v L R/100MHz. 100nF/50V. 100nF/16V. 100nF/50V C105 C106 C108 C107 GND GND GND GND +V +V 00nF/0V 00nF/0V 00nF/0V 00R/00MHz.µF/0V 00nF/V 00nF/V 0K K n.b. 0k 0k 00/p/0v 00/p/0v MHZ-.X. 00nF/V 0R 0R µ/v MK0XVLK MK0XVLK 00nF/0V 00nF/0V µ/v 00R/00MHz 0R 0 0 0 L0 0 0 R0 R0 R0 R0 L0 L0 Y0 0

More information

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode Reference Schematic for LN-SPI/SQI+GPIO Mode onfigurations SPI/SQI+GPIO Mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header esign Overview Page Power,Flash,Scard User switch,reset switch. Page Ethernet Page udio Page US Page JTG,OOTSW,LE,Header isclaimer: Schematic's are for reference only. provides no warranty for the use

More information

3 Different test points used in design: TPx - Test point pad. TPHx - Through Hole Pad Large (for standard 0.1" header). Also used on IO Matrix (IOMx)

3 Different test points used in design: TPx - Test point pad. TPHx - Through Hole Pad Large (for standard 0.1 header). Also used on IO Matrix (IOMx) NXP VKIT-SZV Table of ontents 0 LOK IGRM N NOTS 0 I/O Headers 0 Power/MU 0 Peripherals 0 US/OSM Revisions Rev escription esigner ate X Initial raft 00 Release 0/0/ X hanged MU to SZV 0// U T I O N : This

More information

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE:

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE: R 0K0 RST U S_ PF/0V PF/0V 0FS FS T T 0SLK N SOT N SOT Y mhz U LS0 debug port 0 do not stuff R WR S PS X/Y IN/IN IR 0IR MO J R M R 0K0 R0 K00 R 0K0 dsck dr dsi dso / G 0 U LS0 R 0K0 SI_RX SI_TX SI_LK TFS

More information

GIGABYTE GA-8I848P Schematics

GIGABYTE GA-8I848P Schematics GIGYTE G-IP Schematics Revision.0 SHEET TITLE SHEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER SHEET OM & P MOIFY HISTORY LOK IGRM P_ P_ P_ SPRINGLE HOST SPRINGLE R SPRINGLE GP, HU, S, VG SPRINGLE PWR R, HNNEL R

More information

P a g e 3 6 of R e p o r t P B 4 / 0 9

P a g e 3 6 of R e p o r t P B 4 / 0 9 P a g e 3 6 of R e p o r t P B 4 / 0 9 p r o t e c t h um a n h e a l t h a n d p r o p e r t y fr om t h e d a n g e rs i n h e r e n t i n m i n i n g o p e r a t i o n s s u c h a s a q u a r r y. J

More information

Revisions. TWR-MEM Drawn by: Convert into FSL template 9/8/09

Revisions. TWR-MEM Drawn by: Convert into FSL template 9/8/09 Table of ontents Notes F & PL MRM, S & SFLSH OPTIONL PORT Rev X0 escription onvert into FSL template Revisions X ll parts FL //0 X Replaced U with the correct part //0 X X Replaced some components with

More information

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST N Updata /N P. R.K R 00 R 00 R.K P_SL P_S V R K SF_E U PMVF00 E SO WP VSS V HOL SK SI SF_LK V 0.UF/V SF_E SF_LK P_SL P_S SL S V SL' S' SF_E SF_LK P_SL P_S SL S V SL' S' U T 0 V WP SL S SL' S' 0.UF/V R

More information

PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0]

PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0] STTTW STTLKW POW[:0] PTW[:0] SYNHW PLKW Sheet_ STTTS STTLKS POS[:0] PTS[:0] SYNHS PLKS Sheet_ Spareates PLKS SYNHS PTS[:0] POS[:0] STTLKS STTTS MLKS MTS Sheet_ PLKW PLKS SYNHW SYNHS PTW[:0] PTS[:0] POW[:0]

More information